Joseph A. Fisher
- Aho 77.A.V. Aho and J. D. Ullman. Principles of Compiler Design. Addison-Wesley, 1977. Google Scholar
Digital Library
- Dasgupta 79.Dazgupta, S. The Organization of Microprogram Stores. ACM Cornp. Surv. 11(1):39-65, Mar. 1979. Google ScholarDigital Library
- Fisher 80.J.A. Fisher. An effective packing method for use with 2n-way jump instruction hardware. In 13th annual microproframminf workshop, pages 64-75. ACM Special Interest Group on Micropmgramming, November 1980. Google Scholar
- Fisher 81.J.A. Fisher. Trace scheduling: A technique for global microcode compaction. IEEE Transactions on Computers c-30(7):478-490, July 1981.Google Scholar
- Foster 72.C.C. Foster and E. M. Riseman. Percolation of code to enhance parallel dispatching and execution. IEEE Transactions on Computers 21(12):1411-1415, December 1972.Google ScholarDigital Library
- Gross 82.T.R. Gross and J. L. Hennemy. Optimizing Delayed Branches. In 15th annual workshop on mieroproffammin g, pages 114-120. ACM Special interest Group on Mieroprogramming, October 1982. Google Scholar
- Hennessy 82.J. Henne~y, N. Jouppi, S. Przbyeki, C. Rowen, T. Gram, F. Baskett, and J. Gill. MIPS" A Microprocessor Architecture. In 15th annual tvork~hop on mieroproframmino, pages 17-22. ACM Special Interest Group on Microprogramming, October 1982. Google Scholar
- Jacobs 82.D. Jacobe, J. Prin~, P. Siegel and K. Wilson. Monte carlo techniques in code optimization. In 15th annual workshop on microproframming, pages 143-148. ACM Special interest Group aa Microprogramming, October 1982. Google Scholar
- Nicolau 81.Aiexandru Nicolau ud Jmeph A. Fisher. Using u oracle to measure parallelism in single instruction stream programs. In IJth annual microprogramminf workshop, pages 171-182. ACM Special Interest Group on Microprogramming, October 1981. Google Scholar
- Padua 80.D.A. Padua, D. J. Kuck, and D. H. Lawrie. High speed multiprocemors and compilation techniques. 1 IEEE Transactions on Computers 29{9):763-776, September 1980.Google Scholar
- Patterson 79.D.A. Patterson, K. Lew, and It. Tuck. Towards an efficient machine-independent language for microprogramming. In l~h annual microproframminf workshop, pages 22-35. ACM Special Interest Group on Micropmgramming, 1979. Google ScholarDigital Library
- Patterson 82.D.A. Patterson and C. H. Sequin. A VLSI RISC. Computer 15(9):8-21, SEPT 1982.Google ScholarDigital Library
- Riseman 72.E.M. Riseman and C. C. Foster. The inhibition of potential parallelism by conditional jumps. IEEE Transactions on Computers 21(12):1405-1411, December 1972.Google ScholarDigital Library
- Tjaden 70.G.S. Tjaden and M. J. Flynn. Detection and parallel execution of independent instructions. IEEE Transactions on Computers 19(10):889-895, October 1970.Google ScholarDigital Library
- Tokoro 78.Tokoro, M. ; Takizuka, T. ; Tamers E. and Yamaura, I. Towards an Efficient Machlne-lndependent Language for Mieropmgramming. In llth Annual A6croproffamminl Workshop, pages 41-50. SIGMICRO, 1978. Google ScholarDigital Library
Index Terms
- Very long instruction work architectures and the ELI-512
Recommendations
Very Long Instruction Word architectures and the ELI-512
ISCA '83: Proceedings of the 10th annual international symposium on Computer architectureBy compiling ordinary scientific applications programs with a radical technique called trace scheduling, we are generating code for a parallel machine that will run these programs faster than an equivalent sequential machine—we expect 10 to 30 times ...
Increasing the instruction fetch rate via block-structured instruction set architectures
MICRO 29: Proceedings of the 29th annual ACM/IEEE international symposium on MicroarchitectureTo exploit larger amounts of instruction level parallelism, processors are being built with wider issue widths and larger numbers of functional units. Instruction fetch rate must also be increased in order to effectively exploit the performance ...
Comments