skip to main content
10.1145/3061639.3062310acmconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
research-article
Public Access

Rescuing Memristor-based Neuromorphic Design with High Defects

Published:18 June 2017Publication History

ABSTRACT

Memristor-based synaptic network has been widely investigated and applied to neuromorphic computing systems for the fast computation and low design cost. As memristors continue to mature and achieve higher density, bit failures within crossbar arrays can become a critical issue. These can degrade the computation accuracy significantly. In this work, we propose a defect rescuing design to restore the computation accuracy. In our proposed design, significant weights in a specified network are first identified and retraining and remapping algorithms are described. For a two layer neural network with 92.64% classification accuracy on MNIST digit recognition, our evaluation based on real device testing shows that our design can recover almost its full performance when 20% random defects are present.

References

  1. P. Simon, Too Big to Ignore: The Business Case for Big Data. Wiley, 2013. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. D. C. Ciresan et al., "Convolutional Neural Network Committees for Handwritten Character Classification," in 2011 International Conference on Document Analysis and Recognition, pp. 1135--1139, Sept 2011. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. V. Vanhoucke et al., "Improving the speed of neural networks on CPUs," in Deep Learning and Unsupervised Feature Learning Workshop, 2011.Google ScholarGoogle Scholar
  4. C. Farabet et al., Large-Scale FPGA-based Convolutional Networks. Cambridge university Press, 2011.Google ScholarGoogle Scholar
  5. W. A. Wulf and S. A. McKee, "Hitting the Memory Wall: Implications of the Obvious," ACM SIGARCH computer architecture news, vol. 23, no. 1, pp. 20--24, 1995. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. P. Merolla et al., "A digital neurosynaptic core using embedded crossbar memory with 45pJ per spike in 45nm," in CICC, pp. 1--4, 2011.Google ScholarGoogle Scholar
  7. P. A. Merolla et al., "A million spiking-neuron integrated circuit with a scalable communication network and interface," Science, vol. 345, no. 6197, pp. 668--673, 2014.Google ScholarGoogle ScholarCross RefCross Ref
  8. M. Sharad et al., "Proposal For Neuromorphic Hardware Using Spin Devices," in Disordered Systems and Neural Networks, 2012.Google ScholarGoogle Scholar
  9. C. Liu i "A Spiking Neuromorphic Design with Resistive Crossbar," in DAC, pp. 1--6, July 2015. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. C. Liu et al., "A Memristor Crossbar Based Computing Enginee Optimized for High Speed and Accuracy," in ISVLSI, July 2016.Google ScholarGoogle Scholar
  11. M. Prezioso et al., "Training and operation of an integrated neuromorphic network based on metal-oxide memristors," Nature, vol. 521, pp. 61--64, 2015.Google ScholarGoogle ScholarCross RefCross Ref
  12. M. Hu et al., "Dot-Product Engine for Neuromorphic Computing: Programming 1T1M Crossbar to Accelerate Matrix-Vector Multiplication," in DAC, pp. 1--6, 2016. Google ScholarGoogle ScholarDigital LibraryDigital Library
  13. L. O. Chua, "Memristor-the missing circuit element," in IEEE Transactions on Circuit Theory, vol. 18, pp. 507--519, September 1971.Google ScholarGoogle ScholarCross RefCross Ref
  14. D. B. Strukov et al., "The Missing Memristor Found," Nature, vol. 453, no. 12, pp. 28--35, 2008.Google ScholarGoogle Scholar
  15. F. M. Bayat, M. Prezioso, B. Chakrabarti, I. Kataeva, and D. Strukov, "Advancing memristive analog neuromorphic networks: Increasing complexity, and coping with imperfect hardware components," arXiv preprint arXiv:1611.04465, 2016.Google ScholarGoogle Scholar
  16. S. Kannan et al., "Detection, Diagnosis, and Repair of Faults in Memristor-based Memories," in VTS, pp. 1--6, April 2014.Google ScholarGoogle Scholar
  17. E. J. Merced-Grafals et al., "Repeatable, Accurate, and High Speed Multi-level Programming of Memristor 1T1R Arrays for Power Efficient Analog Computing Applications," Nanotechnology, vol. 27, no. 36, p. 365202, 2016.Google ScholarGoogle ScholarCross RefCross Ref
  18. N. Srivastava et al., "Dropout: A Simple Way to Prevent Neural Networks from Overfitting," Journal of Machine Learning Research, vol. 15, pp. 1929--1958, 2014. Google ScholarGoogle ScholarDigital LibraryDigital Library
  19. S. Han et al., "Learning both Weights and Connections for Efficient Neural Network," in Advances in Neural Information Processing Systems, pp. 1135--1143, 2015. Google ScholarGoogle ScholarDigital LibraryDigital Library
  20. S. Han et al., "EIE: Efficient Inference Engine on Compressed Deep Neural Network," in ISCA, pp. 243--254, 2016. Google ScholarGoogle ScholarDigital LibraryDigital Library
  21. S. Han et al., "DSD: Regularizing Deep Neural Networks with Dense-Sparse-Dense Training Flow," arXiv preprint arXiv:1607.04381, 2016.Google ScholarGoogle Scholar
  22. T. M. Mitchell, Machine Learning. McGraw-Hill Science, 1997. Google ScholarGoogle ScholarDigital LibraryDigital Library
  23. Y. LeCun et al., "The MNIST database of handwritten digits." http://yann.lecun.com/exdb/mnist/.Google ScholarGoogle Scholar
  24. I. Kataeva, F. Merrikh-Bayat, E. Zamanidoost, and D. Strukov, "Efficient training algorithms for neural networks based on memristive crossbar circuits," in Neural Networks (IJCNN), 2015 International Joint Conference on, pp. 1--8, IEEE, 2015.Google ScholarGoogle Scholar
  1. Rescuing Memristor-based Neuromorphic Design with High Defects

      Recommendations

      Comments

      Login options

      Check if you have access through your login credentials or your institution to get full access on this article.

      Sign in
      • Published in

        cover image ACM Conferences
        DAC '17: Proceedings of the 54th Annual Design Automation Conference 2017
        June 2017
        533 pages
        ISBN:9781450349277
        DOI:10.1145/3061639

        Copyright © 2017 ACM

        Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

        Publisher

        Association for Computing Machinery

        New York, NY, United States

        Publication History

        • Published: 18 June 2017

        Permissions

        Request permissions about this article.

        Request Permissions

        Check for updates

        Qualifiers

        • research-article
        • Research
        • Refereed limited

        Acceptance Rates

        Overall Acceptance Rate1,770of5,499submissions,32%

        Upcoming Conference

        DAC '24
        61st ACM/IEEE Design Automation Conference
        June 23 - 27, 2024
        San Francisco , CA , USA

      PDF Format

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader