Thomas L. Martin
- 1.A. Agarwal, Analysis of cache performance for operating systems and multiprogramming. Boston: Kluwer Academic Publishers, 1989.]] Google Scholar
Digital Library
- 2.J. Anderson, L. Berc, J. Dean, S. Ghemawat, M. Henzinger, S. Leung, R. Sites, M. Vandevoorde, C. Waldspurger, W. Weihl, "Continuous profiling: Where have all the cycles gone?" ACM Transactions on Computer Systems, vol. 15, no.4, November 1997, p. 357-90.]] Google ScholarDigital Library
- 3.Benchmarq Microelectronics, Inc. 1998 Data Book. 1998.]]Google Scholar
- 4.Digital Equipment Corporation. DIGITAL Semiconductor SA-1100 Microprocessor: Technical Reference Manual, revision EC-R5MTC-TE, March 1998.]]Google Scholar
- 5.M. Doyle and J. Newman, "The Use of Mathematical Modeling in the Design of Lithium/Polymer Battery Systems," Electrochimica Acta, vol. 40, no. 13-14; 1995; pp. 2191-2196.]]Google ScholarCross Ref
- 6.M. Doyle, J. Newman, and J. Reimers, "A quick method for measuring the capacity versus the discharge rate for a dual lithium-ion insertion cell undergoing cycling," Journal of Power Sources; vol. 52, no. 2; December 1994; pp. 211-216.]]Google ScholarCross Ref
- 7.S. Graham, P. Kessler, M. McKusick, "gprof: A Call Graph Execution Profiler," Proceedings of the SIG- PLAN '82 Symposium on Compiler Construction, SIG- PLAN Notices, June 1982, Vol. 17, No. 6, pp. 120-126.]] Google ScholarDigital Library
- 8.K. Govil, E. Chan, and H. Wasserman, "Comparing Algorithms for Dynamic Speed-Setting of a Low- Power CPU," Proceedings of the 1st ACM International Conference on Mobile Computing and Networking, 1995, pp. 13-25.]] Google ScholarDigital Library
- 9.T. Kuroda, K. Suzuki, S. Mira, T. Fujita, F. Yamane, F. Sano, A. Chiba, Y. Watanabe, K. Matsuda, T. Maeda, T. Sakurai, and T. Furuyama, "Variable supply-voltage scheme for low-power high-speed CMOS digital design," IEEE Journal of Solid-State Circuits, Vol. 33, No. 3, March 1998, pp. 454-462.]]Google ScholarCross Ref
- 10.D. Linden, Handbook of Batteries, 2nd ed. New York: McGraw-Hill, Inc. 1995.]]Google Scholar
- 11.T. Martin and D. Siewiorek, "A Power Metric for Mobile Systems," Proceedings of the 1996 International Symposium on Low Power Electronics and Design, August 1996, pp. 37-42.]] Google ScholarDigital Library
- 12.PC Magazine, "Travelling powerhouses," January 19, 1999.]]Google Scholar
- 13.T. Pering and R. Brodersen, "Energy efficient voltage scheduling for real-time operating systems," Fourth iEEE Real-Time Technology and Applications Symposium, Works-In-Progress Session, June, 1998.]]Google Scholar
- 14.Sanyo Corporation. UF812248 Data Sheet. April, 1998.]]Google Scholar
- 15.Sanyo Corporation. UF612248 Data Sheet. April, 1998.]]Google Scholar
- 16.R. Uhlig, D. Nagle, T. Mudge, S. Sechrest, and J. Emer, "Instruction Fetching: Coping with Code Bloat," Proceedings of the 22nd International Symposium on Computer Architecture, July 1995, pp. 345-356.]] Google ScholarDigital Library
- 17.M. Viredaz, "The Itsy Pocket Computer Version 1.5 User's Manual," Compaq Western Research Laboratory Technical Note TN-54, July 1998.]]Google Scholar
- 18.M. Weiser, B. Welch, A. Demers, and S. Shenker, "Scheduling for Reduced CPU Energy," Proceedings of the 1st USENIX Symposium on Operating Systems Design and implementation, November 1994, pp. 13- 23.]] Google ScholarDigital Library
- 19.N. Weste, K. Eshraghian, Principles of CMOS VLSI Design: A Systems Perspective, 2rid ed. Reading, MA: Addison-Wesley Publishing Company, 1993.]] Google ScholarDigital Library
- 20.F. Yao, A. Demers, and S. Shenker, "A Scheduling Model for Reduced CPU Energy," Proceedings of the 36th Annual Symposium on Foundations of Computer Science, October 1995, pp. 374-382.]] Google ScholarDigital Library
Index Terms
- The impact of battery capacity and memory bandwidth on CPU speed-setting: a case study
Recommendations
Performance Impact of a Slower Main Memory: A case study of STT-MRAM in HPC
MEMSYS '16: Proceedings of the Second International Symposium on Memory SystemsIn high-performance computing (HPC), significant effort is invested in research and development of novel memory technologies. One of them is Spin Transfer Torque Magnetic Random Access Memory (STT-MRAM) --- byte-addressable, high-endurance non-volatile ...
A High-bandwidth High-capacity Hybrid 3D Memory for GPUs
SIGMETRICS/PERFORMANCE '24: Abstracts of the 2024 ACM SIGMETRICS/IFIP PERFORMANCE Joint International Conference on Measurement and Modeling of Computer SystemsGPUs execute thousands of active threads simultaneously, requiring high memory bandwidth to handle multiple memory requests efficiently. The memory bandwidth in GPUs has always been increasing, but it is still insufficient for the demands of fine-grained ...
Hybrid DRAM/PRAM-based main memory for single-chip CPU/GPU
DAC '12: Proceedings of the 49th Annual Design Automation ConferenceSingle-chip CPU/GPU architecture is being adopted in high-end (embedded) systems, e.g., smartphones and tablet PCs. Main memory subsystem is expected to consist of hybrid DRAM and phase-change RAM (PRAM) due to the difficulties in DRAM scaling. In this ...
Comments