Satwik Patnaik
ABSTRACT
Split manufacturing (SM) seeks to protect against piracy of intellectual property (IP) in chip designs. Here we propose a scheme to manipulate both placement and routing in an intertwined manner, thereby increasing the resilience of SM layouts. Key stages of our scheme are to (partially) randomize a design, place and route the erroneous netlist, and restore the original design by re-routing the BEOL. Based on state-of-the-art proximity attacks, we demonstrate that our scheme notably excels over the prior art (i.e., 0% correct connection rates). Our scheme induces controllable PPA overheads and lowers commercial cost (the latter by splitting at higher layers).
- C. McCants, "Trusted integrated chips (TIC)," Intelligence Advanced Research Projects Activity (IARPA), 2011. {Online}. Available: https://www.iarpa.gov/index.php/research-programs/ticGoogle Scholar
- D. Forte, S. Bhunia, and M. M. Tehranipoor, Eds., Hardware Protection through Obfuscation. Springer, 2017. Google ScholarDigital Library
- J. Rajendran, O. Sinanoglu, and R. Karri, "Is split manufacturing secure?" in Proc. Des. Autom. Test Europe, 2013, pp. 1259--1264. Google ScholarDigital Library
- B. Hill et al., "A split-foundry asynchronous FPGA," in Proc. Cust. Integ. Circ. Conf., 2013, pp. 1--4.Google Scholar
- Y. Wang, P. Chen, J. Hu, and J. J. Rajendran, "The cat and mouse in split manufacturing," in Proc. Des. Autom. Conf., 2016, pp. 165:1--165:6. Google ScholarDigital Library
- J. Magaña, D. Shi, and A. Davoodi, "Are proximity attacks a threat to the security of split manufacturing of integrated circuits?" in Proc. Int. Conf. Comp.-Aided Des., 2016, pp. 90:1--90:7. Google ScholarDigital Library
- J. Magaña, D. Shi, J. Melchert, and A. Davoodi, "Are proximity attacks a threat to the security of split manufacturing of integrated circuits?" Trans. VLSI Syst., vol. 25, no. 12, pp. 3406--3419, 2017.Google ScholarCross Ref
- A. Sengupta et al., "Rethinking split manufacturing: An information-theoretic approach with secure layout techniques," in Proc. Int. Conf. Comp.-Aided Des., 2017, pp. 329--336. Google ScholarDigital Library
- L. Feng et al., "Making split fabrication synergistically secure and manufacturable," in Proc. Int. Conf. Comp.-Aided Des., 2017, pp. 313--320. Google ScholarDigital Library
- Y. Wang, T. Cao, J. Hu, and J. J. Rajendran, "Front-end-of-line attacks in split manufacturing," in Proc. Int. Conf. Comp.-Aided Des., 2017, pp. 321--328.Google Scholar
- (2018) DfX Lab, NYUAD. {Online}. Available: http://sites.nyuad.nyu.edu/dfx/research-topics/design-for-trust-split-manufacturing/Google Scholar
- Y. Wang, P. Chen, J. Hu, and J. Rajendran, "Routing perturbation for enhanced security in split manufacturing," in Proc. Asia South Pac. Des. Autom. Conf., 2017, pp. 605--610.Google Scholar
- K. Xiao, D. Forte, and M. M. Tehranipoor, "Efficient and secure split manufacturing via obfuscated built-in self-authentication," in Proc. Int. Symp. Hardw.-Orient. Sec. Trust, 2015, pp. 14--19.Google Scholar
- N. Viswanathan et al., "The ISPD-2011 routability-driven placement contest and benchmark suite," in Proc. Int. Symp. Phys. Des., 2011, pp. 141--146. Google ScholarDigital Library
- A. B. Kahng, H. Lee, and J. Li, "Horizontal benchmark extension for improved assessment of physical CAD research," in Proc. Great Lakes Symp. VLSI, 2014, pp. 27--32. {Online}. Available: http://vlsicad.ucsd.edu/A2A/ Google ScholarDigital Library
- (2011) NanGate FreePDK45 Open Cell Library. Nangate Inc. {Online}. Available: http://www.nangate.com/?page_id=2325Google Scholar
Recommendations
Protect Your Chip Design Intellectual Property: An Overview
COINS '19: Proceedings of the International Conference on Omni-Layer Intelligent SystemsThe increasing cost of integrated circuit (IC) fabrication has driven most companies to "go fabless" over time. The corresponding outsourcing trend gave rise to various attack vectors, e.g., illegal overproduction of ICs, piracy of the design ...
Efficient and reliable power delivery in voltage-stacked manycore system with hybrid charge-recycling regulators
DAC '18: Proceedings of the 55th Annual Design Automation ConferenceVoltage stacking (VS) fundamentally improves power delivery efficiency (PDE) by series-stacking multiple voltage domains to eliminate explicit step-down voltage conversion and reduce energy loss along the power delivery path. However, it suffers from ...
Using imprecise computing for improved non-preemptive real-time scheduling
DAC '18: Proceedings of the 55th Annual Design Automation ConferenceConventional hard real-time scheduling is often overly pessimistic due to the worst case execution time estimation. The pessimism can be mitigated by exploiting imprecise computing in applications where occasional small errors are acceptable. This ...
Comments