Rajshekar Kalayappan
Abstract
When modern systems-on-chip (SoCs), containing designs from different organizations, miscompute or underperform in the field, discerning the responsible component is a non-trivial task. A perfectly accountable system is one in which the on-chip component at fault is always unambiguously detected. The achievement of accountability can be greatly aided by the collection of runtime information that captures the events in the system that led to the error. Such information collection must be fair and impartial to all parties. In this article, we prove that logging messages communicated between components from different organizations is sufficient to provide accountability, provided the logs are authentic. We then construct a solution based on this premise, with an on-chip trusted auditing system to authenticate the logs. We present a thorough design of the auditing system, and demonstrate that its performance overhead is a mere 0.49%, and its area overhead is a mere 0.194% (in a heterogeneous 48 core, 400mm2 chip). We also demonstrate the viability of this solution using three representative bugs found in popular commercial SoCs.
- 2013. CC2538 Errata Note. http://www.ti.com/lit/er/swrz045a/swrz045a.pdf.Google Scholar
- 2013. MCIMX31 and MCIMX31L Chip Errata. http://www.nxp.com/assets/documents/data/en/errata/MCIMX31CE.pdf.Google Scholar
- 2014. IEEE Recommended Practice for Encryption and Management of Electronic Design Intellectual Property (IP). https://standards.ieee.org/findstds/standard/1735-2014.html.Google Scholar
- 2014. SoC Integration Mistakes. http://semiengineering.com/experts-at-the-table-soc-integration-mistakes/.Google Scholar
- 2016. Blue Gecko SoC (EFR32BG1) Errata. http://www.silabs.com/Support%20Documents/RegisteredDocs/efr32bg1-errata.pdf.Google Scholar
- 2016. ER0195 Errata SmartFusion2 M2S050 (T,TS). https://www.microsemi.com/document-portal/doc_view/135069-er0195-smartfusion2-soc-m2s050-t-ts-errata.Google Scholar
- 2016. Xilinx Zynq-7000 AP SoC Production Errata. https://www.xilinx.com/support/documentation/errata/en247.pdf.Google Scholar
- Miron Abramovici and Paul Bradley. 2009. Integrated circuit security: New threats and solutions. In CSIIRW.Google Scholar
- Katerina Argyraki, Petros Maniatis, Olga Irzak, Subramanian Ashish, and Scott Shenker. 2007. Loss and delay accountability for the internet. In ICNP.Google Scholar
- Jerry Backer, David Hely, and Ramesh Karri. 2016. Secure and flexible trace-based debugging of systems-on-chip. ACM TODAES 22, 2 (2016), 31. Google ScholarDigital Library
- Kanad Basu and Prabhat Mishra. 2011. Efficient trace data compression using statically selected dictionary. In IEEE VTS.Google Scholar
- Andrey Bogdanov, Lars R. Knudsen, Gregor Leander, Christof Paar, Axel Poschmann, Matthew J. B. Robshaw, Yannick Seurin, and Charlotte Vikkelsoe. 2007. PRESENT: An ultra-lightweight block cipher. In CHES. Google ScholarDigital Library
- Sandeep Chandran, Preeti Ranjan Panda, Smruti R. Sarangi, Ayan Bhattacharyya, Deepak Chauhan, and Sharad Kumar. 2017. Managing trace summaries to minimize stalls during postsilicon validation. IEEE TVLSI 25, 6 (2017), 1881--1894.Google Scholar
- B. Couillard. 2002. Method and apparatus for synchronizing real-time clocks of time stamping cryptographic modules. U.S. Patent Application No. 09/774,599 (Aug. 2002).Google Scholar
- Kees Goossens, Bart Vermeulen, Remco Van Steeden, and Martijn Bennebroek. 2007. Transaction-based communication-centric debug. In NOCS. Google ScholarDigital Library
- Ujjwal Guin, Qihang Shi, Domenic Forte, and Mark M. Tehranipoor. 2016. FORTIS: A comprehensive solution for establishing forward trust for protecting IPs and ICs. ACM TODAES 21, 4 (2016), 63. Google ScholarDigital Library
- Panu Hamalainen, Timo Alho, Marko Hannikainen, and Timo D. Hamalainen. 2006. Design and implementation of low-area and low-power AES encryption hardware core. In DSD. Google ScholarDigital Library
- Wei Huang, K. Rajamani, M. R. Stan, and K. Skadron. 2011. Scaling with design constraints: Predicting the future of big chips. Micro (2011). Google ScholarDigital Library
- Neetu Jindal, Preeti Ranjan Panda, and Smruti R. Sarangi. 2017. Reusing trace buffers to enhance cache performance. In DATE. Google ScholarDigital Library
- Rajshekar Kalayappan and Smruti R. Sarangi. 2013. A survey of checker architectures. ACM CSUR 45, 4 (2013), 48. Google ScholarDigital Library
- Rajshekar Kalayappan and Smruti R. Sarangi. 2015. SecX: A framework for collecting runtime statistics for SoCs with multiple accelerators. In ISVLSI.Google Scholar
- Zhu Keija, Xu ke, Wang Yang, and Min Hao. 2003. A novel ASIC implementation of RSA algorithm. In ASIC.Google Scholar
- Steve Kremer, Olivier Markowitch, and Jianying Zhou. 2002. An intensive survey of fair non-repudiation protocols. Computer Communications 25, 17 (2002), 1606--1621. Google ScholarDigital Library
- A. Kupcu. 2015. Incentivized outsourced computation resistant to malicious contractors. IEEE TDSC 14, 6 (2017), 633--649.Google Scholar
- Chung-Wei Lin, Bowen Zheng, Qi Zhu, and Alberto Sangiovanni-Vincentelli. 2015. Security-aware design methodology and optimization for automotive systems. ACM TODAES 21, 1 (2015), 18. Google ScholarDigital Library
- Philipp Mundhenk, Andrew Paverd, Artur Mrowca, Sebastian Steinhorst, Martin Lukasiewycz, Suhaib A. Fahmy, and Samarjit Chakraborty. 2017. Security in automotive networks: Lightweight authentication and authorization. ACM TODAES 22, 2 (2017), 25. Google ScholarDigital Library
- M. Papadonikolakis, V. Pantazis, and A. P. Kakarountas. 2007. Efficient high-performance ASIC implementation of JPEG-LS encoder. In DATE. Google ScholarDigital Library
- Yongjun Peng. 2003. A parallel architecture for VLSI implementation of FFT processor. In ASIC.Google Scholar
- Resve Saleh, Steve Wilton, Shahriar Mirabbasi, Alan Hu, Mark Greenstreet, Guy Lemieux, Partha Pratim Pande, Cristian Grecu, and Andre Ivanov. 2006. System-on-chip: Reuse and integration. Proc. IEEE (2006).Google Scholar
- Smruti R. Sarangi, Rajshekar Kalayappan, Prathmesh Kallurkar, Seep Goel, and Eldhose Peter. 2015. Tejas: A java based versatile micro-architectural simulator. In PATMOS.Google Scholar
- A. Satoh and T. Inoue. 2007. ASIC hardware focused comparison for hash functions MD5, RIPEMD-160, and SHS. Elsevier INTEGRATION 40, 1 (2007), 3--10. Google ScholarDigital Library
- N. Tabrizi and N. Bagherzadeh. 2005. An ASIC design of a novel pipelined and parallel sorting accelerator for a multiprocessor-on-a-chip. In ASIC. Google ScholarDigital Library
- Bart Vermeulen. 2008. Functional debug techniques for embedded systems. IEEE Design 8 Test of Computers 25, 3 (2008), 208--215. Google ScholarDigital Library
Index Terms
- Providing Accountability in Heterogeneous Systems-on-Chip
Recommendations
Enhanced Overloaded CDMA Interconnect (OCI) Bus Architecture for On-Chip Communication
HOTI '15: Proceedings of the 2015 IEEE 23rd Annual Symposium on High-Performance InterconnectsOn-chip interconnect is a major building block and a main performance bottleneck in modern complex System-on-Chips (SoCs). The bus topology and its derivatives are the most deployed communication architectures in contemporary SoCs. Space switching ...
Developing foundations for accountability systems: informational norms and context-sensitive judgments
GTIP '10: Proceedings of the 2010 Workshop on Governance of Technology, Information and PoliciesAdequately protecting informational privacy in an increasingly interconnected world poses two problems. What are the appropriate privacy polices? And, how should one ensure compliance with them?
Accountability systems are an attractive solution to both ...
Design and implementation of Performance Analysis Unit (PAU) for AXI-based multi-core System on Chip (SOC)
With the rapid development of semiconductor technology, more complicated systems have been integrated into single chips. However, system performance is not increased in proportion to the gate-count of the system. This is mainly because the optimized ...
Comments