A. J. Elbirt
ABSTRACT
With the expiration of the Data Encryption Standard (DES) in 1998, the Advanced Eneryption Standard (AES) development process is well underway. It is hoped that the result of the AES process will be the specification of a new non-classified encryption algorithm that will have the global acceptance achieved by DES as well as the capability of long-term protection of sensitive information. The technical analysis used in determining which of the potential AES candidates will be selected as the Advanced Encryption Algorithm includes efficiency testing of both hardware and software implementations of candidate algorithms. Reprogrammable devices such as Field Programmable Gate Arrays (FPGAs) are highly attractive options for hardware implementations of encryption algorithms as they provide cryptographic algorithm agility, physical security, and potentially much higher performance than software solutions. This contribution investigates the significance of an FPGA implementation of Serpent, one of the Advanced Encryption Standard candidate algorithms. Multiple architecture options of the Serpent algorithm will be explored with a strong focus being placed on a high speed implementation within an FPGA in order to support security for current and future high bandwidth applications. One of the main findings is that Serpent can be implemented with encryption rates beyond 4 Gbit/s on current FPGAs.
- 1.D. Stinson, Cryptography, Theory and Practice. Boca Raton, FL: CRC Press, 1995.]] Google Scholar
Digital Library
- 2.National Institute of Standards and Technology (NIST), First Advanced Eneryption Standard (AES) Conference, (Ventura, CA), 1998.]]Google Scholar
- 3.National Institute of Standards and Technology (NIST), Second Advanced Encryption Standard (AES) Conference, (Rome, Italy), March 1999.]]Google Scholar
- 4.B. Schneier, Applied Cryptography. John Wiley & Sons Inc., 2nd ed., 1995.]]Google Scholar
- 5.R. Doud, "Hardware Crypto Solutions Boost VPN," Electronic Engineering Times, pp. 57-64, April 1999.]]Google Scholar
- 6.B. Gladman, "Implementation Experience with AES Candidate Algorithms," in Proceedings: Second AES Candidate Conference (AES2), (Rome, Italy), March 1999.]]Google Scholar
- 7.J. Kaps and C. Paar, "Fast DES Implementations for FPGAs and its Application to a Universal Key-Search Machine," in 5th Annual Workshop on Selected Areas in Cryptography (SAC '98) (S. Tavares and H. Meijer, eds.), vol. LNCS 1556, (Queen's University, Kingston, Ontario, Canada), Springer-Verlag, August 1998.]] Google ScholarDigital Library
- 8.E. Biham, "A Fast New DES Implementation in Software," Technical Report, Computer Science Department, Technion - Israel Institute of Technology, Haifa, Israel, 1997.]]Google Scholar
- 9.A. Pfitzmann and R. Assman, "More Efficient Software Implementations of (Generalized) DES," Computers Security, vol. 12, no. 5, pp. 477-500, 1993.]] Google ScholarDigital Library
- 10.J. Hughes, "Implementation of NBS/DES Encryption Algorithm in Software," in Colloquium on Techniques and Implications of Digital Privacy and Authentication Systems, 1981.]]Google Scholar
- 11.D. Runje and M. Kovac, "Universal Strong Encryption FPGA Core Implementation," in Proceedings of Design, Automation, and Test in Europe, (Paris, France), pp. 923-924, February 1998.]] Google ScholarDigital Library
- 12.O. Mencer, M. Morf, and M. Flynn, "Hardware Software Tri-Design of Encryption for Mobile Communication Units," in Proceedings of International Conference on Acoustics, Speech, and Signal Processing, (Seattle, WA), May 1998.]]Google Scholar
- 13.M. Riaz and H. Heys, "The FPGA Implementation of RC6 and CAST-256 Encryption Algorithms," in Proceedings of IEEE Canadian Conference on Electrical and Computer Engineering CCECE'99, (Edmonton, Alberta, Canada), May 1999.]]Google Scholar
- 14.A. Elbirt, "An FPGA Implementation and Performance Evaluation of the CAST-256 Block Cipher," Technical Report, Cryptography and Information Security Group, Electrical and Computer Engineering Department, Worcester Polytechnic Institute, Worcester, MA, May 1999.]]Google Scholar
- 15.R. Anderson, E. Biham, and L. Knudsen, "Serpent: A Proposal for the Advanced Encryption Standard," in First Advanced Encryption Standard (AES) Conference, (Ventura, CA), 1998.]]Google Scholar
- 16.H. Feistel, "Cryptography and Computer Privacy," Scientific American, no. 228, pp. 15-23, 1973.]]Google ScholarCross Ref
- 17.B. Schneier and J. Kelsey, "Unbalanced Feistel Networks and Block Cipher Design," in International Workshop on Fast Software Encryption (D. Gollmann, ed.), vol. LNCS 1039, (Cambridge, UK), Springer- Verlag, 1996.]] Google ScholarDigital Library
- 18.A. Elbirt and C. Poor, "Towards an FPGA Architecture Optimized for Public-Key Algorithms," in The SPIE's Symposium on Voice, Video, and Data Communications, (Boston, MA), September 19-22 1999.]]Google Scholar
- 19.Xilinx Inc., Virtex 2.5V Field Programmable Gate Arrays, 1998.]]Google Scholar
- 20.D. Wilcox, L. Pierson, P. Robertson, E. Witzke, and K. Gass, "A DES ASIC Suitable for Network Encryption at 10 Gbps and Beyond," in Workshop on Cryptographic Hardware and Embedded Systems - CHES '99 (C. KoC and C. Poor, eds.), vol. LNCS 1717, (Worcester, MA), Springer-Verlag, 1999.]] Google ScholarDigital Library
Index Terms
- An FPGA implementation and performance evaluation of the Serpent block cipher
Recommendations
An FPGA-based performance evaluation of the AES block cipher candidate algorithm finalists
The technical analysis used in determining which of the potential Advanced Encryption Standard candidates was selected as the Advanced Encryption Algorithm includes efficiency testing of both hardware and software implementations of candidate ...
FPGA implementation and performance evaluation of a high throughput crypto coprocessor
This paper describes the FPGA implementation of FastCrypto, which extends a general-purpose processor with a crypto coprocessor for encrypting/decrypting data. Moreover, it studies the trade-offs between FastCrypto performance and design parameters, ...
An Instruction-Level Distributed Processor for Symmetric-Key Cryptography
Efficient implementation of block ciphers is critical toward achieving both high security and high-speed processing. Numerous block ciphers have been proposed and implemented, using a wide and varied range of functional operations. Existing ...
Comments