Tiberiu Chelcea
ABSTRACT
This paper presents several low-latency mixed-timing FIFO designs that interface systems on a chip working at different speeds. The connected systems can be either synchronous or asynchronous. The design are then adapted to work between systems with very long interconnection delays, by migrating a single-clock solution by Carloni et al. (for “latency-insensitive” protocols) to mixed-timing domains. The new designs can be made arbitrarily robust with regard to metastability and interface operating speeds. Initial simulations for both latency and throughput are promising.
- 1.D.S. Bormann, P.Y.K. Cheung, "Asynchronous Wrapper for Heterogenous Systems", Proc. ICCD'97, pg. 307-314. Google Scholar
Digital Library
- 2.L. Carloni, K. McMillan, A. Saldanha, A. Sangiovanni-Vincentelli, "A Methodology for Correct-by-Construction Latency Insensitive Design", ICCAD'99. Google ScholarDigital Library
- 3.D.M. Chapiro, "Globally-Asynchronous Locally-Synchronous Systems", PhD Thesis, Stanford University, Oct. 1984. Google ScholarDigital Library
- 4.T. Chelcea, S. Nowick, "Low-Latency Asychronous FIFO's using Token Rings", IEEE ASYNC'00 Symp., pp. 210-220. Google ScholarDigital Library
- 5.T. Chelcea, S. Nowick, "A Low-Latency FIFO for Mixed-Clock Systems", IEEE Wkshp. on VLSI'00, pp. 119-128. Google ScholarDigital Library
- 6.J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, A. Yakovlev, "Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers," IEICE Transactions on Information and Systems, Vol. E80-D, Number 3, pp. 315-325, March 1997.Google Scholar
- 7.R.M. Fuhrer, S.M. Nowick, M. Theobald, N.K. Jha, B. Lin, L. Plana, "MINIMALIST: An environment for Synthesis, Verification and Testability of Burst-Mode Asynchronous Machines," CUCS-020-99, Columbia University, Computer Science Department, 1999.Google Scholar
- 8.S. B. Furber, "Asynchronous Design", Proc. of Submicron Electronics, Il Ciocco Italy, pp. 461-492, 1997. Google ScholarDigital Library
- 9.J. Jex, C. Dike, K. Self, "Fully Asynchronous Interface with Programmable Metastability Settling Time Synchronizer", Patent No. 5,598,113 (Jan. 28, 1997).Google Scholar
- 10.R. Kol, R. Ginosar, "Adaptive Synchronization for Multi-Synchronous Systems", ICCD'98, pp. 188-198. Google ScholarDigital Library
- 11.M. R. Greenstreet, "Implementing a STARI Chip", ICCD'95, pp. 38-43. Google ScholarDigital Library
- 12.C. L. Seitz, "System Timing", Introduction to VLSI Systems, Ch. 7, Addison-Wesley Pub. Co., 1980.Google Scholar
- 13.J. Seizovic, "Pipeline Synchronization", IEEE ASYNC'94 Symp., pp. 87-96.Google Scholar
- 14.M. Singh, S.M. Nowick, "MOUSETRAP: Ultra-High-Speed Transition-Signaling Asynchronous Pipelines", ACM TAU-00 Workshop, Austin, TX (Dec. 2000).Google Scholar
- 15.I. E. Sutherland, "Micropipelines", Communications of the ACM, 32(6), pp. 720-738, June 1989. Google ScholarDigital Library
- 16.K.Y. Yun, R.P. Donohue, "Pausible Clocking: A First Step Toward Heterogeneous Systems", ICCD'96, pp. 118-123. Google ScholarDigital Library
Index Terms
- Robust interfaces for mixed-timing systems with application to latency-insensitive protocols
Recommendations
Robust interfaces for mixed-timing systems
This paper presents several low-latency mixed-timing FIFO (first-in-first-out) interfaces designs that interface systems on a chip working at different speeds. The connected systems can be either synchronous or asynchronous. The designs are then adapted ...
Modeling and Analyzing the Implementation of Latency-Insensitive Protocols Using the Polychrony Framework
As Globally Asynchronous and Locally Synchronous (GALS) based System-on-chip (SoC) are gaining importance, a special case of GALS when the global clocking is preserved, but the interconnect delays of multiple clock cycles are to be tolerated has also ...
Adaptive Latency-Insensitive Protocols
Latency-insensitive design copes with excessive delays typical of global wires in current and future IC technologies. The goal is achieved through the encapsulation of synchronous logic blocks in wrappers that communicate via a latency-insensitive ...
Comments