I. Kadayif
M. J. Irwin
ABSTRACT
Energy has become a critical issue in processor design, especially in embedded environments. Thus, there is a need for tools, which provide an accurate and fast estimation of energy. In this paper, we present the design and use of a tool, Virtual Energy Counters (vEC), for estimating the energy consumption of user programs. vEC is built on top of the Perfmon user library for the UltraSPARC platform, and provides a user interface, which can be used within user programs to estimate the energy consumption. The energy estimates are provided for those consumed in the data, instruction and extended caches, main memory, address bus, data bus, address pads, and data pads.
- 1.H.Y. Kim, N. Vijaykrishnan, M. Kandemir, M. J. Irwin. Multiple access caches: Energy implications. In Proc. The IEE CS Annual Workshop on VLSI, Orlando, FL, April 27- 28, 200, pp. 53-58. Google Scholar
Digital Library
- 2.W. Ye, N. Vijaykrishnan, M. Kandemir, M.J. Irwin. The design and use of SimplePower: A cycle-accurate energy estimation tool. In Proc. The 37 th Design Automation Conference, Los Angeles, California U.S.A, June 5-9, 2000, pp. 340-345 Google ScholarDigital Library
- 3.David A. Padua, Michael J. Wolfe. Advanced compiler optimizations for supercomputers. Communications of the ACM, Volume 29, Number 1, December 1996, pp 1184- 1201. Google ScholarDigital Library
- 4.Michael E. Wolf, D. Maydan, E. Chen, Ding-Kai. Combining loop transformations considering caches and scheduling. IEEE 1999, pp. 274-284.Google Scholar
- 5.Perfmon users guide. http://www.cse.msu.edu/~enbody/perfmon/Google Scholar
- 6.The UltraSPARC processor - Technology white paper: The UltraSPARC architecture. www.sun.com/microelectron ics/whitepapers/UltraSPARCtechnologyGoogle Scholar
- 7.Performance tuning optimization for Origin2000 and Onyx2. http://techpubs.sgi.com/library/manuals/3000/007-3511- 001/ html/Google Scholar
- 8.M. Kandemir, N. Vijaykrishnan. M. J. Irwin and W. Ye. Influence of compiler optimizations on system power. Proceedings of the 37 th Design Automation Conference, 2000, pp. 304-307. Google ScholarDigital Library
- 9.A. Chandrakasan, R. Brodersen. Low power digital CMOS design. Kluwer Academic Publishers, 1995. Google ScholarDigital Library
Index Terms
- vEC: virtual energy counters
Recommendations
Enabling large decoded instruction loop caching for energy-aware embedded processors
CASES '10: Proceedings of the 2010 international conference on Compilers, architectures and synthesis for embedded systemsLow energy consumption in embedded processors is increasingly important in step with the system complexity. The on-chip instruction cache (I-cache) is usually a most energy consuming component on the processor chip due to its large size and frequent ...
Optimizing CAM-based instruction cache designs for low-power embedded systems
Energy consumption and power dissipation are important concerns in the design of embedded systems and they will become even more crucial with finer process geometry, higher frequencies, deeper pipelines and wider issue designs. In particular, the ...
Joint caching and sleeping optimisation for D2D‐aided ultra‐dense network
Device‐to‐device (D2D) communication provides the communication of the users in the vicinity and thereby decreases end‐to‐end delay and power consumption. More importantly, D2D communication enables offloading the traffic load of the base station (BS), ...
Comments