Farhana Sheikh
ABSTRACT
The use of dual-supply voltages at the gate level is an effective technique to limit dynamic power consumption while preserving performance. However, its use in commercial circuit designs is limited primarily due to lack of CAD tool support. Very little work has been carried out to leverage multiple supply voltages for timing, area, and power trade-offs during logic synthesis. This paper describes an extension to the retiming framework which is leveraged to synthesize low-power CMOS circuits using dual-supply voltages. A mathematical formulation of the problem is presented with the central objective to minimize dynamic power while maintaining the target clock period.
- S. Borkar. Design challenges of technology scaling. IEEE Micro, 19(4): 23--29, July/August 1999. Google Scholar
Digital Library
- M. Igarashi, K. Usami, K. Nogami, F. Minami, Y. Kawasaki, T. Aoki, M. Takano, S. Sonoda, M. Ichida, and N. Hatanaka. A low-power design method using multiple supply voltages. In Proceedings of the International Symposium on Low Power Electronics and Design, pages 36--41, 1997. Google ScholarDigital Library
- F. Ishihara. Level-converting flip-flop tradeoffs. Technical Report Unpublished research report, University of California, Berkeley, Spring 2002.Google Scholar
- T. Kuroda and T. Sakurai. Low-power circuit design techniques for multimedia CMOS VLSIs. Electronics and Communications in Japan, Part 3, 81(9), 1998.Google Scholar
- C. Leiserson and J. Saxe. Optimizing synchronous systems. Journal of VLSI and Computer Systems, 1(1): 41--67, January 1983.Google Scholar
- C. Leiserson and J. Saxe. Retiming synchronous circuitry. Algorithmica, 6: 5--35, 1991.Google ScholarDigital Library
- J. M. Rabaey. Digital Integrated Circuits: A Design Perspective. Prentice-Hall, New Jersey, 1996. Google ScholarDigital Library
- N. Shenoy. Retiming: Theory and practice. Integration, The VLSI Journal, 22(1--2): 1--21, August 1997. Google ScholarDigital Library
- V. Sundararajan and K. K. Parhi. Synthesis of low power CMOS VLSI circuits using dual supply voltages. In Proceedings of the 36th ACM/IEEE Design Automation Conference, pages 72--75, New Orleans, LA, June 1999. Google ScholarDigital Library
- Torsten Mahnke and Sebastian Panenka and Martin Embacher and Walter Stechele and Wolfgang Hoeld. Power optimization through dual supply voltage scaling using power compiler. In SNUG Europe, 2002.Google Scholar
- K. Usami and M. Horowitz. Clustered voltage scaling technique for low-power design. In Proceedings ISPLD, pages 3--8, April 1995. Google ScholarDigital Library
- K. Usami and M. Igarashi. Low-power design methodology and applications utilizing dual supply voltages. In Proceedings of the Asia and South Pacific Design Automation Conference, pages 123--128, January 2000. Google ScholarDigital Library
- Usami, K. and Igarashi, M. and Minami, F. and Ishikawa, T. and Kanzawa, M. and Ichida, M. and Nogami, K. Automated low-power technique exploiting multiple supply voltages applied to media processor. Journal of Solid-State Circuits, 33(3): 463--472, 1998.Google ScholarCross Ref
- C. Yeh, Y.-S. Kang, S.-J. Shieh, and J.-S. Wang. Layout techniques supporting the use of dual supply voltages for cell-based designs. In Proceedings of the 36th ACM/IEEE Design Automation Conference, pages 62--67, New Orleans, LA, June 1999. Google ScholarDigital Library
Index Terms
- Minimum-power retiming for dual-supply CMOS circuits
Recommendations
Level-shifter free design of low power dual supply voltage CMOS circuits using dual threshold voltages
Usage of dual supply voltages in a digital circuit is an effective way of reducing the dynamic power consumption due to the quadratic relation of supply voltage to dynamic power consumption. But the need for level shifters when a low voltage gate drives ...
Simultaneous power supply, threshold voltage, and transistor size optimization for low-power operation of CMOS circuits
This paper demonstrates a new approach for minimizing the total of the static and the dynamic power dissipation components in a complementary metal-oxide-semiconductor (CMOS) logic network required to operate at a specified clock frequency. The ...
Level-Shifter Free Design of Low Power Dual Supply Voltage CMOS Circuits Using Dual Threshold Voltages
VLSID '05: Proceedings of the 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems DesignUsage of dual supply voltages in a digital circuit is an effective way of reducing power consumption due to the quadratic relation of supply voltage to power consumption. But the need for level shifters when a low voltage gate drives a high voltage gate ...
Comments