Rajeshwari Banakar
ABSTRACT
In this paper we address the problem of on-chip memory selection for computationally intensive applications, by proposing scratch pad memory as an alternative to cache. Area and energy for different scratch pad and cache sizes are computed using the CACTI tool while performance was evaluated using the trace results of the simulator. The target processor chosen for evaluation was AT91M40400. The results clearly establish scratehpad memory as a low power alternative in most situations with an average energy reducation of 40%. Further the average area-time reduction for the seratchpad memory was 46% of the cache memory.
- Doris Keitel-Sculz and Norbert Wehn., Embedded DRAM Development Technology, Physical Design, and Application Issues, IEEE Design and Test of Computers, Vol 18 Number 3, Page 7--15, May/June 2001. Google Scholar
Digital Library
- Preeti Ranjan Panda, Nikhil Dutt, Alexandru Nicolau : Memory issues in embedded systems on-chip - Optimisations and exploration, Kluwer Academic Publishers, 1999.Google ScholarCross Ref
- V. Zivojnovic, J. Velarde, and C. Schlager : DSPStone : A DSP-oriented benchmarking methodology, In Proceedings of the 5th International Conference on Signal Processing Applications and Technology, October 1994.Google Scholar
- S Wilton and Norm Jouppi : Cacti : An enhanced access and cycle time model, IEEE Journal of Solid State Circuits, May 1996.Google ScholarCross Ref
- Rajeshwari Banakar, S Steinke, B S Lee, M Balakrishnan and P Marwedel, Comparison of cache and scratch pad based memory system with respect to performance, area and energy consumption, Technical Report 762, University of Dortmund, Sep 2001.Google Scholar
- Rajeshwari M Banakar, Ranjan Bose, M Balakrishnan : Low power design - Abstraction levels and RTL design techniques, VLSI test and design Workshop, VDAT 2001 Bangalore, Aug 2001Google Scholar
- ls12.www.cs.uni-dortmund.de/research/enccGoogle Scholar
- Luca Benini, Alberto Macii, Enrico Macii, Massino Poncino : Synthesis of application specific memories for power optimisation in embedded systems, DAC 2000 Los Angeles, California, pp 300--303. Google ScholarDigital Library
- J Kin, M Gupta and WH Mangonie-Smith : The filter cache: An energy efficient memory structure, IEEE Micro-30 December 1997. Google ScholarDigital Library
- T Ishihara and H Yasuura : A power reduction technique with object code merging for application specific embedded processors, Proceedings of Design Automation and Testing, Europe Conference (DATE 2000), March 2000. Google ScholarDigital Library
Index Terms
- Scratchpad memory: design alternative for cache on-chip memory in embedded systems
Recommendations
A reuse-aware prefetching scheme for scratchpad memory
DAC '11: Proceedings of the 48th Design Automation ConferenceScratchpad memory (SPM) has been utilized as prefetch buffer in embedded systems and parallel architectures to hide memory access latency. However, the impact of reuse pattern on SPM prefetching has not been fully investigated. In this paper we quantify ...
Dynamic scratchpad memory management for code in portable systems with an MMU
In this work, we present a dynamic memory allocation technique for a novel, horizontally partitioned memory subsystem targeting contemporary embedded processors with a memory management unit (MMU). We propose to replace the on-chip instruction cache ...
Dynamic data scratchpad memory management for a memory subsystem with an MMU
LCTES '07: Proceedings of the 2007 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systemsIn this paper, we propose a dynamic scratchpad memory (SPM)management technique for a horizontally-partitioned memory subsystem with an MMU. The memory subsystem consists of a relatively cheap direct-mapped data cache and SPM. Our technique loads ...
Comments