Hyung Gyu Lee
Naehyuck Chang
ABSTRACT
Memory systems consume a significant portion of power in hand-held embedded systems. So far, low-power memory techniques have addressed the power consumption when the system is turned on. In this paper, we consider data retention energy during the power-off period. For this purpose, we first characterize the data retention energy and cycle-accurate active mode energy of the non-volatile memory systems. Next, we present energy-aware memory allocation for a given task set taking into account arrival rate, execution time, code size, user data size and the number of memory transactions by the use of trace-driven simulation. Experiments demonstrate that our optimal configuration can save up to 26% of the memory system energy compared with traditional allocation schemes.
- M. Newman and J. Hong, "A look at power consumption and performance on the 3Com Palm Pilot," UC Berkeley CS252, Spring 1998.Google Scholar
- R. Lee and R. Nathuji, "Power and performance analysis of PDA architectures," Advanced VLSI Computer Architecture, Fall 2000.Google Scholar
- T. Simunic, L. Benini, and G. D. Micheli, "Energy-efficient design of battery-powered embedded systems," in Proceedings of International Symposium on Low Power Electronics and Design, pp. 212--217, August 1999. Google ScholarDigital Library
- S. L. Coumeri and D. E. Thomas, "An environment for exploring low power memory configurations in system level design," in Proceedings of ICCD, pp. 348--353, September 1999. Google ScholarDigital Library
- A. R. Lebeck, X. Fan, H. Zeng, and C. S. Ellis, "Power aware page allocation," in Architectural Support for Programming Languages and Operating Systems, pp. 105--116, 2000. Google ScholarDigital Library
- Y. Joo, Y. S. Choi, H. Shim, H. G. Lee, K. Kim, and N. Chang, "Energy exploration and reduction of SDRAM memory systems," in Proceedings of DAC 2002, pp. 892--897, June 2002. Google ScholarDigital Library
Index Terms
- Energy-aware memory allocation in heterogeneous non-volatile memory systems
Recommendations
Redesign the Memory Allocator for Non-Volatile Main Memory
Special Issue on Hardware and Algorithms for Learning On-a-chip and Special Issue on Alternative Computing SystemsThe non-volatile memory (NVM) has the merits of byte-addressability, fast speed, persistency and low power consumption, which make it attractive to be used as main memory. Commonly, user process dynamically acquires memory through memory allocators. ...
Makalu: fast recoverable allocation of non-volatile memory
OOPSLA 2016: Proceedings of the 2016 ACM SIGPLAN International Conference on Object-Oriented Programming, Systems, Languages, and ApplicationsByte addressable non-volatile memory (NVRAM) is likely to supplement, and perhaps eventually replace, DRAM. Applications can then persist data structures directly in memory instead of serializing them and storing them onto a durable block device. ...
A content-aware writing mechanism for reducing energy on non-volatile memory based embedded storage systems
Emerging byte-addressable non-volatile memory (NVM), such as phase change memory has many advantages in terms of low power consumption, high density, in-place update, and higher write endurance. Reducing the energy consumption of NVM is a fundamental ...
Comments