Milo M. K. Martin
Mark D. Hill
David A. Wood
Skip Abstract Section
Abstract
The Wisconsin Multifacet Project has created a simulation toolset to characterize and evaluate the performance of multiprocessor hardware systems commonly used as database and web servers. We leverage an existing full-system functional simulation infrastructure (Simics [14]) as the basis around which to build a set of timing simulator modules for modeling the timing of the memory system and microprocessors. This simulator infrastructure enables us to run architectural experiments using a suite of scaled-down commercial workloads [3]. To enable other researchers to more easily perform such research, we have released these timing simulator modules as the Multifacet General Execution-driven Multiprocessor Simulator (GEMS) Toolset, release 1.0, under GNU GPL [9].
- Ardsher Ahmed, Pat Conway, Bill Hughes, and Fred Weber. AMD Opteron Shared Memory MP Systems. In Proceedings of the 14th HotChips Symposium, August 2002.]]Google Scholar
- Homayoon Akhiani, Damien Doligez, Paul Harter, Leslie Lamport, Joshua Scheid, Mark Tuttle, and Yuan Yu. Cache Coherence Verification with TLA+. In FM'99--Formal Methods, Volume II, volume 1709 of Lecture Notes in Computer Science, page 1871. Springer Verlag, 1999.]] Google ScholarDigital Library
- Alaa R. Alameldeen, Milo M. K. Martin, Carl J. Mauer, Kevin E. Moore, Min Xu, Daniel J. Sorin, Mark D. Hill, and David A. Wood. Simulating a $2M Commercial Server on a $2K PC. IEEE Computer, 36(2):50--57, February 2003.]] Google ScholarDigital Library
- Todd Austin, Eric Larson, and Dan Ernst. SimpleScalar: An Infrastructure for Computer System Modeling. IEEE Computer, 35(2):59--67, February 2002.]] Google ScholarDigital Library
- Bradford M. Beckmann and David A. Wood. Managing Wire Delay in Large Chip-Multiprocessor Caches. In Proceedings of the 37th Annual IEEE/ACM International Symposium on Microarchitecture, December 2004.]] Google ScholarDigital Library
- Nathan. L. Binkert, Erik. G. Hallnor, and Steven. K. Reinhardt. Network-Oriented Full-System Simulation using M5. In Proceedings of the Sixth Workshop on Computer Architecture Evaluation Using Commercial Workloads, February 2003.]]Google Scholar
- Harold W. Cain, Kevin M. Lepak, Brandon A. Schwartz, and Mikko H. Lipasti. Precise and Accurate Processor Simulation. In Proceedings of the Fifth Workshop on Computer Architecture Evaluation Using Commercial Workloads, pages 13--22, February 2002.]]Google Scholar
- David L. Dill, Andreas J. Drexler, Alan J. Hu, and C. Han Yang. Protocol Verification as a Hardware Design Aid. In International Conference on Computer Design. IEEE, October 1992.]] Google ScholarDigital Library
- Free Software Foundation. GNU General Public License (GPL). http://www.gnu.org/copyleft/gpl.html.]]Google Scholar
- Chetana N. Keltcher, Kevin J. McGrath, Ardsher Ahmed, and Pat Conway. The AMD Opteron Processor for Multiprocessor Servers. IEEE Micro, 23(2):66--76, March-April 2003.]] Google ScholarDigital Library
- Leslie Lamport. Specifying Systems: The TLA+ Language and Tools for Hardware and Software Engineers. Addison-Wesley, 2002.]] Google ScholarDigital Library
- James Laudon and Daniel Lenoski. The SGI Origin: A ccNUMA Highly Scalable Server. In Proceedings of the 24th Annual International Symposium on Computer Architecture, pages 241--251, June 1997.]] Google ScholarDigital Library
- Daniel Lenoski, James Laudon, Kourosh Gharachorloo, Anoop Gupta, and John Hennessy. The Directory-Based Cache Coherence Protocol for the DASH Multiprocessor. In Proceedings of the 17th Annual International Symposium on Computer Architecture, pages 148--159, May 1990.]] Google ScholarDigital Library
- Peter S. Magnusson et al. Simics: A Full System Simulation Platform. IEEE Computer, 35(2):50--58, February 2002.]] Google ScholarDigital Library
- Milo M. K. Martin et al. Protocol Specifications and Tables for Four Comparable MOESI Coherence Protocols: Token Coherence, Snooping, Directory, and Hammer. http://www.cs.wisc.edu/multifacet/theses/milo_martin_phd/, 2003.]]Google Scholar
- Milo M. K. Martin, Mark D. Hill, and David A. Wood. Token Coherence: A New Framework for Shared-Memory Multiprocessors. IEEE Micro, 23(6), Nov/Dec 2003.]]Google Scholar
- Michael R. Marty, Jesse D. Bingham, Mark D. Hill, Alan J. Hu, Milo M. K. Martin, and David A. Wood. Improving Multiple-CMP Systems Using Token Coherence. In Proceedings of the Eleventh IEEE Symposium on High-Performance Computer Architecture, February 2005.]] Google ScholarDigital Library
- Carl J. Mauer, Mark D. Hill, and David A. Wood. Full System Timing-First Simulation. In Proceedings of the 2002 ACM Sigmetrics Conference on Measurement and Modeling of Computer Systems, pages 108--116, June 2002.]] Google ScholarDigital Library
- Shubhendu S. Mukherjee, Peter Bannon, Steven Lang, Aaron Spink, and David Webb. The Alpha 21364 Network Architecture. In Proceedings of the 9th Hot Interconnects Symposium, August 2001.]] Google ScholarDigital Library
- Mendel Rosenblum, Stephen A. Herrod, Emmett Witchel, and Anoop Gupta. Complete Computer System Simulation: The SimOS Approach. IEEE Parallel and Distributed Technology: Systems and Applications, 3(4):34--43, 1995.]] Google ScholarDigital Library
- Lambert Schaelicke and Mike Parker. ML-RSIM Reference Manual. Technical Report tech. report 02-10, Department of Computer Science and Engineering, Univ. of Notre Dame, Notre Dame, IN, 2002.]]Google Scholar
- Jared Smolens, Brian Gold, Jangwoo Kim, Babak Falsafi, James C. Hoe,, and Andreas G. Nowatzyk. Fingerprinting: Bounding the Soft-Error Detection Latency and Bandwidth. In Proceedings of the Eleventh International Conference on Architectural Support for Programming Languages and Operating Systems, pages 224--234, October 2004.]] Google ScholarDigital Library
- Daniel J. Sorin, Manoj Plakal, Mark D. Hill, Anne E. Condon, Milo M. K. Martin, and David A. Wood. Specifying and Verifying a Broadcast and a Multicast Snooping Cache Coherence Protocol. IEEE Transactions on Parallel and Distributed Systems, 13(6):556--578, June 2002.]] Google ScholarDigital Library
- Systems Performance Evaluation Cooperation. SPEC Benchmarks. http://www.spec.org.]]Google Scholar
- David A. Wood, Garth A. Gibson, and Randy H. Katz. Verifying a Multiprocessor Cache Controller Using Random Test Generation. IEEE Design and Test of Computers, pages 13--25, August 1990.]] Google ScholarDigital Library
Index Terms
- Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset
Recommendations
ReSim, a trace-driven, reconfigurable ILP processor simulator
DATE '09: Proceedings of the Conference on Design, Automation and Test in EuropeModern processors are becoming more complex and as features and application size increase, their evaluation is becoming more time-consuming. To date, design space exploration relies on extensive use of software simulation that when highly accurate is ...
An evaluation of speculative instruction execution on simultaneous multithreaded processors
Modern superscalar processors rely heavily on speculative execution for performance. For example, our measurements show that on a 6-issue superscalar, 93% of committed instructions for SPECINT95 are speculative. Without speculation, processor resources ...
Comments