Georg Georgakos
Ulf Schlichtmann
Samarjit Chakraborty
ABSTRACT
Today, modern high-end cars have close to 100 electronic control units (ECUs) that are used to implement a variety of applications ranging from safety-critical control to driver assistance and comfort-related functionalities. The total sum of these applications is several million lines of software code. The ECUs are connected to different sensors and actuators and communicate via a variety of communication buses like CAN, FlexRay and now also Ethernet. In the case of electric vehicles, both the amount and the importance of such electronics and software are even higher. Here, a number of hydraulic or pneumatic controls are replaced by corresponding software-implemented controllers in order to reduce the overall weight of the car and hence to improve its driving range. Until recently, most of the software and system design in the automotive domain -- as in many other domains -- relied on an always correctly functioning or a zero-defect hardware implementation platform. However, as the device geometries of integrated circuits continue to shrink, this assumption is increasingly not true. Incorporating large safety margins in the design process results in very pessimistic design and expensive processors. Further, the processors in cars -- in contrast to those in many consumer electronics devices like mobile phones -- are exposed to harsh environments, extreme temperature variations, and often, strong electromagnetic fields. Hence, their reliability is even more questionable and must be explicitly accounted for in all layers of design abstraction -- starting from circuit design to architecture design, to software design and runtime management and monitoring. In this paper we outline some of these issues, currently followed practices, and the challenges that lie ahead of us in the automotive and electric vehicles domain.
- E. Frickenstein. Mikroelektronik fährt BMW ConnectedDrive. In 3. Symposium Mikroelektronik, Berlin, Germany, September 25--25, 2012.Google Scholar
- S. R. Nassif. Modeling and forecasting of manufacturing variation (embedded tutorial). In ASP-DAC, 2001. Google ScholarDigital Library
- D. Boning and S. R. Nassif. Models of process variations in device and interconnect. In Design of High-Performance Microprocessor Circuits, A. Chandrakasan, Ed. Piscataway, NJ: IEEE Press, 2000.Google Scholar
- D. Blaauw, et al. Statistical timing analysis: from basic principles to state of the art. IEEE Transactions on CAD, 27 (4): 589--607, Apr. 2008. Google ScholarDigital Library
- K. Kuhn et al. Managing process variation in Intel's 45nm CMOS technology. In Intel Technology Journal, 12(2): 131--144, June 2008.Google Scholar
- S. R. Nassif, N. Mehta, and Y. Cao. A resilience roadmap. In DATE, 2010. Google ScholarDigital Library
- S. R. Nassif, V. B. Kleeberger, and U. Schlichtmann. Goldilocks failures: not too soft, not too hard. In In Proc. of Reliability Physics Symposium, 2011.Google Scholar
- K. Bernstein et al. High-performance CMOS variability in the 65-nm regime and beyond. In IBM Journal of Research and Development, 50(4.5): 433--449, 2006. Google ScholarDigital Library
- S. R. Nassif. Modeling and analysis of manufacturing variations. In CICC, 2001.Google ScholarCross Ref
- D. Lorenz, M. Barke, and U. Schlichtmann. Aging analysis at gate and macro cell level. In ICCAD, 2010. Google ScholarDigital Library
- K. N. Tu. Recent advances on electromigration in very-large-scale-integration of Interconnects. In. J. Appl. Phys, 94(9), September 2003.Google ScholarCross Ref
- N. Weste and D. Harris, CMOS VLSI Design: A Circuits and Systems Perspective, Addison-Wesley, 2009. Google ScholarDigital Library
- Synopsys PrimeTime Advanced OCV TechnologyGoogle Scholar
- H. Graeb. Analog Design Centering and Sizing. Springer, 2007. Google ScholarDigital Library
- K.-C. Wu and D. Marculescu: Aging-aware timing analysis and optimization considering path sensitization. In DATE, 2011.Google Scholar
- D. Lorenz, M. Barke, and U. Schlichtmann. Efficiently analyzing the impact of aging effects on large integrated circuits. In Microelectronics Reliability 52(8), 1546--1552, August 2012.Google ScholarCross Ref
- M. Alam, B. Weir, and P. Silverman. A study of soft and hard breakdown - Part II: Principles of area, thickness, and voltage scaling. In IEEE Transactions on Electron Devices,. 49(2): 239--246, February 2002.Google ScholarCross Ref
- R. Degraeve et al. Relation between breakdown mode and location in short-channel nMOSFETs and its impact on reliability specifications. In Proc. of Reliability Physics Symposium, 2001.Google ScholarCross Ref
- R. Rodriguez et al. The impact of gate oxide breakdown on SRAM stability. In IEEE Electron Device Letters, 23(2), September 2002.Google Scholar
- B. Kaczer et al., Gate oxide breakdown in FET devices and circuits: from nanoscale physics to system-level reliability. In Microelectronics Reliability, 47(4-5), April-May 2007.Google Scholar
- N. P. Carter, H. Naeimi, and D. S. Gardner. Design techniques for cross-layer resilience. In DATE, 2010. Google ScholarDigital Library
- Y.-H. Lee et al. Prediction of logic product failure due to thin-gate oxide breakdown. In Proc. of Reliability Physics Symposium, 2006.Google ScholarCross Ref
- M. A. Alam et al. Statistically independent soft breakdowns redefine oxide reliability specifications. In Proc. of Int. Elec. Dev. Meeting (IEDM), 2002.Google ScholarCross Ref
- H. Matsuyama et al.: Investigation of stress-induced voiding inside and under vias in copper interconnects with "wing" pattern. In Proc. of Reliability Physics Symposium, 2008.Google ScholarCross Ref
- J. Henkel et al. Design and architectures for dependable embedded systems. International Conference on Hardware/Software Co-design and System Synthesis (CODES+ISSS), 2011. Google ScholarDigital Library
- A. Herkersdorf et al. Cross-layer dependability modeling and abstraction in systems on chip. In Workshop on Silicon Errors in Logic - System Effects (SELSE), 2013.Google Scholar
- V. B. Kleeberger et al. Program-aware circuit level timing analysis. In International Symposium on Integrated Circuits (ISIC), 2011.Google ScholarCross Ref
- M. Choudhury et al. Analytical model for TDDB-based performance degradation in combinational logic. In IEEE Design, Automation, and Test in Europe (DATE), 2010. Google ScholarDigital Library
- R. Hartl et al. Architectural vulnerability factor estimation with backwards analysis. In 13th Euromicro Conference on Digital System Design, 2010. Google ScholarDigital Library
- S. A. Seshia, W. Li, and S. Mitra. Verification-guided soft error resilience. In DATE 2007. Google ScholarDigital Library
- D. Ernst et al. RAZOR: A low-power pipeline based on circuit-level timing speculation. In Micro-36, 2003. Google ScholarDigital Library
- M. Wirnshofer et al. On-line supply voltage scaling based on in-situ delay monitoring to adapt for PVTA variations. In Journal of Circuits, Systems, and Computers, 21(8), 2012.Google Scholar
- S. Mukerjee et al. Measuring architectural vulnerability factors. In IEEE Micro, 23(6): 70--75, 2003. Google ScholarDigital Library
- Rausch, M.. FlexRay: Grundlagen, Funktionsweise, Anwendung. In Carl Hanser Verlag GmbH & CO. KG.Google Scholar
- S. Rehman et al. Reliable software for unreliable hardware: Embedded code generation aiming at reliability. In CODES + ISSS, 2011. Google ScholarDigital Library
- U. D. Bordoloi et al. Reliability-aware instruction set customization for ASIPs with hardened logic. In RTCSA, 2012. Google ScholarDigital Library
- B. Tanasa et al. Reliability-aware frame packing for the static segment of FlexRay. In International Conference on Embedded Software (EMSOFT), 2011. Google ScholarDigital Library
- J. Suh, et al. Soft error benchmarking of L2 caches with PARMA. In SIGMETRICS, 39(1), 2011. Google ScholarDigital Library
- J. Suh, M. Annavaram, and M. Dubois. MACAU: A Markov model for reliability evaluations of caches under single-bit and multi-bit upsets. In HPCA, 2012. Google ScholarDigital Library
- P. Milbredt et al. Switched FlexRay increasing the effective bandwidth and safety of FlexRay networks. In 15th International Conference on Emerging Technology and Factory Automation (EFTA), 2010.Google ScholarCross Ref
Index Terms
- Reliability challenges for electric vehicles: from devices to architecture and systems software
Recommendations
Study on Braking Stability of Electro-mechanical Hybrid Braking System in Electric Vehicles Based on ECE Regulation
CDCIEM '11: Proceedings of the 2011 International Conference on Computer Distributed Control and Intelligent Environmental MonitoringRegenerative braking makes the braking stability of electric vehicles change when it recovers the braking energy of vehicles. The calculation models were established for electric braking force, electric braking torque and utilization adhesion ...
Cyber-Physical Systems Design for Electric Vehicles
DSD '12: Proceedings of the 2012 15th Euromicro Conference on Digital System DesignElectric vehicles are emerging as a solution to environmental changes and transportation challenges in growing mega-cities. Compared to combustion engine vehicles, electric vehicles bring along new challenges in the CPS design. This paper gives an ...
Data extraction from electric vehicles through OBD and application of carbon footprint evaluation
EV-SYS '16: Proceedings of the Workshop on Electric Vehicle Systems, Data, and ApplicationsWhile the data extraction through the On-Board Diagnostics (OBD) port for internal combustion engine vehicles follows an industry standard, electric vehicles are not constrained by such a standard. In this paper, we demonstrate how to extract data from ...
Comments