Shanq-Jang Ruan
Abstract
In this article, we present a bipartition dual-encoding architecture for low-power pipelined circuits. We exploit the bipartition approach as well as encoding techniques to reduce power dissipation not only of combinational logic blocks but also of the pipeline registers. Based on Shannon expansion, we partition a given circuit into two subcircuits such that the number of different outputs of both subcircuits are reduced, and then encode the output of both subcircuits to minimize the Hamming distance for transitions with a high switching probability. We measure the benefits of four different combinational bipartitioning and encoding architectures for comparison. The transistor-level simulation results show that bipartition dual-encoding can effectively reduce power by 72.7% for the pipeline registers and 27.1% for the total power consumption on average. To the best of our knowledge, it is the first work that presents an in-depth study on bipartition and encoding techniques to optimize power for pipelined circuits.
- Alidina, M., Monterio, J., Devadas, S., Devadas, S., Ghosh, A., and Papaefthymiou, M. 1994. Precomputation-based sequential logic optimization for low power. IEEE Trans. VLSI Syst. 2, 4 (Dec.), 426--436. Google Scholar
Digital Library
- Benini, L. and Micheli, G. D. 1995. State assignment for low power dissipation. IEEE J. Solid-State Circ. 30, 3 (March), 258--268.Google ScholarCross Ref
- Chen, P.-H., Ruan, S.-J., Wu, K.-P., Hu, D.-X., Lai, F., and Tsai, K.-L. 2001. An Entropy-based algorithm to reduce area overhead for bipartition-codec architecture. In Proceedings of the IEEE International Symposium on Circuits and Systems. V-49--V-52.Google Scholar
- Choi, I.-S. and Hwang, S.-Y. 1999. Circuit partition algorithm for low-power design under area constraint using simulated annealing. IEE Proc. Circ. Dev. Syst. 146, 1 (Feb.), 8--15.Google ScholarCross Ref
- Kapadia, H., Benini, L., and Micheli, G. D. 1999. Reducing switching activity on datapath buses with control-signal gating. IEEE J. Solid-State Circ. 34, 3 (March), 405--414.Google ScholarCross Ref
- Micheli, G. D. 1994. Synthesis and optimization of digital circuits. McGraw-Hill, New York, NY. Google Scholar
- Moterio, J., Devadas, S., and Ghosh, A. 1993. Retiming sequential circuits for low power. In Proceedings of the IEEE/ACM International Conference on Computer Aided Design. 398--402. Google Scholar
- Munch, M., Wurth, B., R. Mehra, Sproch, J., and Wehn, N. 2000. Automating RT-level operand isolatoin to minimize power consumption in datapaths. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition. 624--631. Google Scholar
- Ruan, S.-J., Shang, R.-J., Lai, F., Chen, S.-J., and Huang, X.-J. 1999. A bipartition-codec architecture to reduce power in pipelined circuits. In Proceedings of the IEEE/ACM International Conference on Computer Aided Design. 84--89. Google Scholar
- Ruan, S.-J., Shang, R.-J., Lai, F., and Tsai, K.-L. 2001. A bipartition-codec architecture to reduce power in pipelined circuits. IEEE Trans. Comput.-Aided Des. 20, 2, 343--348. Google ScholarDigital Library
- Schimpfle, C. V., Simon, S., and Nossek, J. A. 1997. Optimal placement of registers in data paths for low power design. In Proceedings of the IEEE International Symposium on Circuits and Systems. 2160--2163.Google Scholar
- Tiwari, V., Malik, S., and Ashar, P. 1998. Guarded evaluation: Pushing power management to logic synthesis/design. IEEE Trans. Comput.-Aided Des. 17, 10 (Oct.), 1051--1060. Google ScholarDigital Library
- Ye, W. and Irwin, M. J. 1999. Power analysis of gated pipeline registers. In Proceedings of the Twelfth Annual IEEE International ASIC/SOC Conference. 281--285.Google Scholar
Index Terms
- Bipartitioning and encoding in low-power pipelined circuits
Recommendations
Level-shifter free design of low power dual supply voltage CMOS circuits using dual threshold voltages
Usage of dual supply voltages in a digital circuit is an effective way of reducing the dynamic power consumption due to the quadratic relation of supply voltage to dynamic power consumption. But the need for level shifters when a low voltage gate drives ...
A low-power adder operating on effective dynamic data ranges
To design a power-efficient digital signal processor, this study develops a fundamental arithmetic unit of a low-power adder that operates on effective dynamic data ranges. Before performing an addition operation, the effective dynamic ranges of two ...
Minimum-power retiming for dual-supply CMOS circuits
TAU '02: Proceedings of the 8th ACM/IEEE international workshop on Timing issues in the specification and synthesis of digital systemsThe use of dual-supply voltages at the gate level is an effective technique to limit dynamic power consumption while preserving performance. However, its use in commercial circuit designs is limited primarily due to lack of CAD tool support. Very little ...
Comments