B. Ramakrishna Rau
- 1 R.M. Russell, "The CRAY-1 Computer System", Comm. ACM. Vol.21, pp. 63-72, 1978. Google Scholar
Digital Library
- 2 B. R. Rau, D. W. L. Yen, W. Yen andR. A. Towle, "The Cydra 5 Departmental Supercomputer- Design Philosophies, Decisions and Trade-offs", Computer, Vol. 22 No. 1, January 1989. Google ScholarDigital Library
- 3 R.P. Colwell, R. P. Nix, J. J. O'Donnell, D. B. Papworth and P. K. Rodman, "A VLIW Architecture for a Trace Scheduling Compiler", Proc. the Second Intl. Conf. on Arch. Support for Prog, Lang. and Oper.Sys,, pp. 180- 192, October 1987. Google ScholarCross Ref
- 4 W. Abu-Sufah and A. D. Mahoney, "Vector processing on the Alliant FX/8 multiprocessor", .Proc, the !986 Intl. Conf.0n Par. Proc,, pp. 559-563, 1986.Google Scholar
- 5 B.R. Rau, M. S. Schlansker and D. W. L. Yen, "The Cydra 5 Stride-Insensitive Memory System", Proc. the 1989 Intl. Conf. on Par. Proc. V.o.L 1 pp. 242-,.46, August 8- 12, 1989.Google Scholar
- 6 D. H. Lawrie and C. R. Vora, "The Prime Memory System for Array Access", It~.EE Trans. Comp,,yol.~'I'C-3 l_,~No, 5, pp. 435-442, May 1982.Google Scholar
- 7 P. Budnik and D. J. Kuck, "The Organization and Use of Parallel Memories", IEEE Trans. Como_. Vol. TC-20. No. I__22, pp. 1566-69, December 1971.Google Scholar
- 8 D.H. Lawrie, "Access and Alignment of Data in an Array Processor", IEEE Trans. Comp., Vol. TC-24, LNo. 12, pp. 1145-55, December 1975.Google Scholar
- 9 D. T. Harper III and J. R. Jump, "Vector Access Performance in Parallel Memories Using a Skewed Storage Scheme", _IEEE Trans. Comp., Vol. TC-36~ No. 12, pp. 1440-1449, December 1987. Google ScholarDigital Library
- 10 R. Raghavan and J. P. Hayes, "On Randomly Interleaved Memories", Proc. Supercomputing '90_, pp. 49-58, November 1990. Google ScholarDigital Library
- 11 D. E. Knuth and G. S. Rao, "Activity in an interleaved memory," IEEE Trans. Comp., Vol. TC-24 No. 9, pp. 943-944, September 1975.Google ScholarDigital Library
- 12 J. M. Frailong, W. Jalby and J. Lenfant, "XOR-Schemes: A Flexible Data Organization in Parallel Memories", Proc. the 1985 Intl. Conf. on Par. Proc., pp. 276-283, August 1985.Google Scholar
- 13 A. Norton and E. Melton, "A Class of Boolean Linear Transformations for Conflict-Free Power-of-Two Stride Access", Proc. the 1987 Intl, Conf. on Par. Proc., pp. 247-254, 1987.Google Scholar
- 14 G. S. Sohi, "Logical Data Skewing Schemes for Interleaved Memories in Vector Processors", Computer Sciences Technical Report #753, University of Wisconsin-Madison, September 1988.Google Scholar
- 15 K. Kim and V. K. Prasanna Kumar, "Perfect Latin Squares and Parallel Array Access", Proc. the 16th Ann. Intl. Svmp. on Comtmter Architecture, pp. 372-379, May 1989. Google ScholarDigital Library
- 16 G. F. Phister, et. al, "The IBM Research Parallel Processor Prototype (RP3): Introduction and Architecture", Proc. the 1985 Intl. Conf. on Par. Proc., pp. 764-771, 1985.Google Scholar
- 17 H. S. Stone, Discrete Mathematical Struc~tur_eg, Science Research Associates, Chicago, 1973.Google Scholar
Index Terms
- Pseudo-randomly interleaved memory
Recommendations
A study of interleaved memory systems
AFIPS '70 (Spring): Proceedings of the May 5-7, 1970, spring joint computer conferenceThere is frequently a severe mismatch between achievable processor and memory speeds in today's computer systems. For example, the CDC-7600 has a 27ns (nanosecond) processor cycle time and a 270ns memory cycle time; the IBM-360/91 has a 60ns processor ...
Write-once-memory-code phase change memory
DATE '14: Proceedings of the conference on Design, Automation & Test in EuropeThis paper describes a write-once-memory-code phase change memory (WOM-code PCM) architecture for next-generation non-volatile memory applications. Specifically, we address the long latency of the write operation in PCM --- attributed to PCM SET --- by ...
Fault-Tolerant Interleaved Memory Systems with Two-Level Redundancy
Highly reliable interleaved memory systems for uniprocessor and multiprocessor computer architectures are presented. The memory systems are divided into groups. Each group consists of several banks and each bank has several modules. The error model is ...
Comments