Tei-Wei Kuo
Po-Chun Huang
Abstract
As flash memory gains its momentum in the storage market of embedded systems, existing fault detection algorithms face serious challenges due to the special characteristics of NAND flash memory and the rapid degradation of its reliability. This research proposes an efficient fault detection algorithm to detect the faults of NAND flash memory in a systematic way. Through the analysis of the testing time, the efficiency of the proposed algorithm is also evaluated and proved to be feasible.
- Ashok K. Sharma. Semiconductor Memories: Technology, Testing, and Reliability. Wiley-IEEE Press, 2002.Google Scholar
- Mohammad Gh. Mohammad and Kewal K. Saluja. Flash memory disturbances: Modeling and test. In VTS'01: Proceedings of the 19th IEEE VLSI Test Symposium, page 218, Washington, DC, USA, 2001. IEEE Computer Society. Google ScholarDigital Library
- Jen-Chieh Yeh, Chi-Feng Wu, Kuo-Liang Cheng, Yung-Fa Chou, Chih-Tsun Huang, and Cheng-Wen Wu. Flash memory built-in self-test using march-like algorithms. In DELTA '02: Proceedings of the The First IEEE International Workshop on Electronic Design, Test and Applications, page 137, Washington, DC, USA, 2002. IEEE Computer Society. Google ScholarDigital Library
- Sau-Kwo Chiu, Jen-Chieh Yeh, Chih-Tsun Huang, and Cheng-Wen Wu. Diagonal test and diagnostic schemes for flash memories. In ITC'02: Proceedings of the 2002 IEEE International Test Conference, page 37, Washington, DC, USA, 2002. IEEE Computer Society. Google ScholarDigital Library
- Mu-Hsien Hsu, Yu-Tsao Hsing, Jen-Chieh Yeh, and Cheng-Wen Wu. Fault-pattern oriented defect diagnosis for flash memory. pages 3--8, 2006. Google ScholarDigital Library
- Yuan-Sheng Chu, Jen-Wei Hsieh, Yuan-Hao Chang, and Tei-Wei Kuo. A Set-Based Mapping Strategy for Flash-Memory Reliability Enhancement. In the ACM/IEEE Design, Automation and Test in Europe (DATE), 2009. Google ScholarDigital Library
- Po-Liang Wu, Yuan-Hao Chang, and Tei-Wei Kuo. A File-System-Aware FTL Design for Flash-Memory Storage Systems. In the ACM/IEEE Design, Automation and Test in Europe (DATE), 2009. Google ScholarDigital Library
- Chin-Hsien Wu and Tei-Wei Kuo. An Adaptive Two-Level Management for the Flash Translation Layer in Embedded Systems. In the IEEE/ACM International Conference on Computer-Aided Design (ICCAD), November 2006. Google ScholarDigital Library
- Li-Pin Chang and Tei-Wei Kuo. An Adaptive Striping Architecture for Flash Memory Storage Systems of Embedded Systems. In the IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), pages 187--196, 2002. Google ScholarDigital Library
- Yuan-Hao Chang and Tei-Wei Kuo. A Reliable MTD Design for MLC Flash-Memory Storage Systems. In the ACM International Conference on Embedded Software (EMSOFT), October 2010. Google ScholarDigital Library
- Yuan-Hao Chang, Jen-Wei Hsieh, and Tei-Wei Kuo. Endurance Enhancement of Flash-Memory Storage Systems: An Efficient Static Wear Leveling Design. In the 44th ACM/IEEE Design Automation Conference (DAC), June 2007. Google ScholarDigital Library
- Yuan-Hao Chang and Tei-Wei Kuo. A Commitment-based Management Strategy for the Performance and Reliability Enhancement of Flash-memory Storage Systems. In the 46th ACM/IEEE Design Automation Conference (DAC), 2009. Google ScholarDigital Library
- A. J. van de Goor and C. A. Verruijt. An overview of deterministic functional RAM chip testing. ACM Comput. Surv., 22(1):5--33, 1990. Google ScholarDigital Library
- R. Dekker, F. Beenker, and L. Thijssen. Fault modeling and test algorithm development for static random access memories. pages 343--352, Sep 1988. Google ScholarDigital Library
- Chi-Feng Wu, Chih-Tsun Huang, Kuo-Liang Cheng, and Cheng-Wen Wu. Simulation-based test algorithm generation for random access memories. In VTS'00: Proceedings of the 18th IEEE VLSI Test Symposium, page 291, Washington, DC, USA, 2000. IEEE Computer Society. Google ScholarDigital Library
- Samsung Electronics. K9GAG08U0M 2G*8-Bit NAND Flash Memory Datasheet, September 2006.Google Scholar
- IEEE standard definitions and characterization of floating gate semiconductor arrays. IEEE Std 1005-1998, Jun 1998.Google Scholar
- Kuo-Liang Cheng, Jen-Chieh Yeh, Chih-Wea Wang, Chih-Tsun Huang, and Cheng-Wen Wu. Ramses-ft: a fault simulator for flash memory testing and diagnostics. pages 281--286, 2002. Google ScholarDigital Library
- A. J. van de Goor and G. N. Gaydadjiev. An analysis of (linked) address decoder faults. In MTDT'97: Proceedings of the 1997 IEEE International Workshop on Memory Technology, Design and Testing, page 13, Washington, DC, USA, 1997. IEEE Computer Society. Google ScholarDigital Library
- Ad J. Van de Goor and Yervant Zorian. Effective march algorithms for testing single-order addressed memories. J. Electron. Test., 5(4):337--345, 1994. Google ScholarDigital Library
- A. J. Van De Goor. Testing Semiconductor Memories: Theory and Practice. John Wiley & Sons Inc., September 1998. Google ScholarDigital Library
- Mohammad Gh. Mohammad, Kewal K. Saluja, and Alex S. Yap. Fault models and test procedures for flash memory disturbances. J. Electron. Test., 17(6):495--508, 2001. Google ScholarDigital Library
Index Terms
- An efficient fault detection algorithm for NAND flash memory
Recommendations
A strategy to emulate NOR flash with NAND flash
This work is motivated by a strong market demand for the replacement of NOR flash memory with NAND flash memory to cut down the cost of many embedded-system designs, such as mobile phones. Different from LRU-related caching or buffering studies, we are ...
NAND flash memory system based on the Harvard buffer architecture for multimedia applications
The main purpose of this research is to design a new memory architecture for NAND flash memory to provide XIP (execute in place) for code execution as well as overcome the biggest bottleneck for data execution. NOR flash for multimedia application is ...
Testing Disturbance Faults in Various NAND Flash Memories
NAND flash memory is one popular non-volatile memory. Flash memory is prone to disturbance faults due to its specific mechanism of functional operations. Furthermore, different NAND flash memories might be different on the array organizations and the ...
Comments