- 1.Analytical Device Modeling for MOS Analog IC's Based on Regularization and Baysesian Estimation, M.Conti, S. Orcioni, C. Turchetti, G. Soncini, and N. Zorzi. IEEE Transaction on computer-aided design of integrated circuits and systems. Vol. 15, No. 11, Nov. 1996. Google ScholarDigital Library
- 2.Ben-Hamida N. and Kaminska B., "Analog Circuit Testing Based on Sensitivity Computation", IEEE International Test Conference, Baltimore, Oct. 1993, pp. 652-661. Google ScholarDigital Library
- 3.K. Saab, D. Marche, Ben-Hamida N., B. Kaminska, "LIMSoft: Automated Tool For Sensitivity Analysis and Test Vector Generation", IEE Proceeding on Circuit Devices and Systems, Vol. 143, No. 6, Dec. 1996.Google Scholar
- 4.Slamani M., Kaminska B., "Testing Analog Circuit by Sensitivity Computation", European Design Automation Conference, EDAC'92, Bruxelles, March 1992, pp. 563-569.Google Scholar
- 5.Slamani M., Kaminska B.,"Multifrequncy Testability Analysis for Analog Circuit", IEEE Trans. on Circuit and Systems, part II, feb 1996, pp. 134-139.Google ScholarCross Ref
- 6.Ben-Hamida N., Saab K., Marche D. and Kaminska B.,"FaultMaxx: A Perturbation Based Fault Modeling and Simulation for Mixed-Signal Circuits", Asien Test Conference. October 1997. Google ScholarDigital Library
- 7.Manoj Sachdev, " A Realistic Defect Oriented Testability Methodology for Analog Circuits", Jetta 1994. Google ScholarDigital Library
- 8.Naveena Nagi, Abhijit Cahtterjee, Jacob Abraham, "Fault Simulation of Linear Analog Circuits", Analog Integrated circuits and Signal Processing, 1993, pp. 245-260. Google ScholarDigital Library
- 9.P. Yang, D.E. Hocevar, P.F. Cox, C. Machala, P.K. Chattergee. "An Integrated and Efficient Approach for MOS VLSI Statistical Circuit Design". IEEE Transaction on computer-aided design of integrated circuits and systems. Vol. CAD 5, No. 1, Jan. 1986.Google Scholar
Index Terms
- Parametric fault simulation and test vector generation
Recommendations
On test generation with test vector improvement
We investigate the introduction of a new step, referred to as test vector improvement, into test generation processes. After a fully specified test vector or a partially specified test cube is generated at an arbitrary iteration of the test generation ...
Comments