Lars Wehmeyer
ABSTRACT
In order to meet the requirements concerning both performance and energy consumption in embedded systems, new memory architectures are being introduced. Beside the well-known use of caches in the memory hierarchy, processor cores today also include small onchip memories called scratchpad memories whose usage is not controlled by hardware, but rather by the programmer or the compiler. Techniques for utilization of these scratchpads have been known for some time. Some new processors provide more than one scratchpad, making it necessary to enhance the workflow such that this complex memory architecture can be efficiently utilized. In this work, we present an energy model and an ILP formulation to optimally assign memory objects to different partitions of scratchpad memories at compile time, achieving energy savings of up to 22% compared to previous approaches.
- L. Eggermont. Embedded Systems Roadmap. Technical report, STW, http://www.stw.nl/progress/ESroadmap/index.html, 2002.Google Scholar
- H. De Man. Keynote session at DATE'02. http://www.date-conference.com/conference/keynotes/index.htm, 2002.Google Scholar
- P. Machanik. Approaches to Addressing the Memory Wall. Technical Report, November, Univ. Brisban, 2002.Google Scholar
- S. Wilton and N. Jouppi. CACTI: An enhanced access and cycle time model. Int. Journal on Solid State Circuits, 31(5):677--688, 1996.Google ScholarCross Ref
- R. Banakar, S. Steinke, B.-S. Lee, M. Balakrishnan, and P. Marwedel. Scratchpad Memory: A Design Alternative for Cache On-chip Memory in Embedded Systems. In 10th Int. Symp. on Hardware/Software Codesign (CODES), May 2002. Google ScholarDigital Library
- S. Steinke, L. Wehmeyer, B.-S. Lee, and P. Marwedel. Assigning Program and Data Objects to Scratchpad for Energy Reduction. Design, Automation and Test in Europe (DATE), pages 409--417, 2002. Google ScholarDigital Library
- P. R. Panda, N. D. Dutt, and A. Nicolau. Memory Issues in Embedded Systems-On-Chip. Kluwer Academic Publishers, 1999. Google ScholarDigital Library
- M. Kandemir, J. Ramanujam, M. J. Irwin, N. Vijaykrishnan, I. Kadayif, and A. Parikh. Dynamic Management of Scratch-Pad Memory Space. In Proceedings of the 2001 ACM Design Automation Conference. DAC, June 2001. Google ScholarDigital Library
- S. Steinke, N. Grunwald, L. Wehmeyer, R. Banakar, M. Balakrishnan, and P. Marwedel. Reducing Energy Consumption by Dynamic Copying of Instructions onto Onchip Memory. Int. Symp. on System Synthesis (ISSS), pages 213--218, 2002. Google ScholarDigital Library
- J. Ph. Diguet, S. Wuytack, F. Catthoor, and H. De Man. Formalized Methodology for Data Reuse Exploration in Hierarchical Memory Mappings. In ISLPED 1997 Monterey CA. ACM, August 1997. Google ScholarDigital Library
- P. R. Panda, F. Catthoor, N. D. Dutt, K. Danckaert, E. Brockmeyer, C. Kulkarni, A. Vandercapelle, and P. G. Kjeldsberg. Data and memory optimization techniques for embedded systems. Trans. on Design Automation of Electronic Systems (TODAES), pages 149--206, April 2001. Google ScholarDigital Library
- ARM Ltd. ARM7TDMI Technical Reference Manual, Ref: DDI0029G. Available from http://www.arm.com, 2001.Google Scholar
- S. Steinke, M. Knauer, L. Wehmeyer, and P. Marwedel. An Accurate and Fine Grain Instruction-Level Energy Model Supporting Optimizations. In Proceedings of the International Workshop - Power and Timing Modeling, Optimization and Simulation, Yverdon-les-bains, Switzerland, September 2001.Google Scholar
- Lars Wehmeyer, Stefan Steinke, encc Compiler. Information available from: http://ls12-www.cs.uni-dortmund.de/research/encc, 2004.Google Scholar
- ARM Inc. ARM Documentation - ARM Processor Cores. Available from: http://www.arm.com/documentation/ARM Processor_Cores/index.html, 2004.Google Scholar
- Oki. Oki Global Homepage, http://www.oki.com, 2004.Google Scholar
- Samsung. Samsung's Digital World. http://www.samsung.com, 2004.Google Scholar
- Atmel Corporation. Atmel Corporation Homepage. http://www.atmel.com, 2004.Google Scholar
- ILOG. CPLEX. http://www.ilog.com/products/cplex.Google Scholar
- Manish Verma, Stefan Steinke, and Peter Marwedel. Data Partitioning for Maximal Scratchpad Usage. In Proceedings of the Asia and South Pacific Design Automation Conference, page 77, January 2003. Google ScholarDigital Library
Recommendations
Embedded Memories: Progress and a Look into the Future
Memories are categorized as embedded memories (e-memories) and stand-alone memories. E-memories favor high speed rather than low cost. In addition, they must maintain compatibility with the logic process, because they must be cofabricated on the same ...
Design of heterogeneously-integrated memory system with storage class memories and NAND flash memories
ASPDAC '19: Proceedings of the 24th Asia and South Pacific Design Automation ConferenceHeterogeneously-integrated memory system is configured with various types of storage class memories (SCMs) and NAND flash memories. SCMs are faster than NAND flash, and they are divided into memory and storage types with their characteristics. NAND ...
Embedded non-volatile memories
SBCCI '07: Proceedings of the 20th annual conference on Integrated circuits and systems designThis tutorial covers trends in embedded non-volatile memories including details of issues for scaling NAND and NOR flash and descriptions of scaled flash memory technologies and various evolutionary flash memory technologies such as trapping site ...
Comments