Gi-Joon Nam
Charles J. Alpert
ABSTRACT
Without the MCNC and ISPD98 benchmarks, it would arguably not have been possible for the academic community to make consistent advances in physical design over the last decade. While still being used extensively in placement and floorplanning research, those benchmarks can no longer be considered representative of today's (and tomorrow's) physical design challenges. In order to drive physical design research over the next few years, a new benchmark suit is being released in conjunction with the ISPD2005 placement contest. These benchmarks are directly derived from industrial ASIC designs, with circuit sizes ranging from 210 thousand to 2.1 million placeable objects. Unlike the ISPD98 benchmarks, the physical structure of these designs is completely preserved, giving realistic challenging designs for today's placement tools. Hopefully, these benchmarks will help accelerate new physical design research in the placement, floor-planning, and routing.
- S. N. Adya, S. Chaturvedi, J. A. Roy, D. A. Papa and I. L. Markov, "Unification of Partitioning, Placement and Floor-planning,", in Proc. International Conference on Computer-Aided Design, 2004, pp. 550--557. Google Scholar
Digital Library
- C. J. Alpert, "The ISPD98 Circuit Benchmark suite," in Proc. International Symposium on Physical Design, 1998, pp. 80--85. Google ScholarDigital Library
- C. J. Alpert, G.-J. Nam and P. Villarrubia, "Effective Free Space Management for Cut-based Placement," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 22(10), pp. 1343--1353, 2003. Google ScholarDigital Library
- U. Brenner and A. Rohe, "An Effective Congestion Driven Placement Framework," in Proc. International Symposium on Physical Design, 2002, pp. 6--11. Google ScholarDigital Library
- F. Brglez, D. Bryan and K. Kozminski, "Combinational Profiles of Sequential Benchmark Circuits", International Conference on Circuits and Systems, 1989, pp. 1929--1934.Google ScholarCross Ref
- T. Chan, J. Cong and K. Sze, "Multilevel Generalized Force-directed Method for Circuit Placement," in Proc. International Symposium on Physical Design, 2005. Google ScholarDigital Library
- H. Eisenmann and F. M. Johannes, "Generic Global Placement and Floorplanning," in Proc. Design Automation Conference, 1998, pp. 425--430. Google ScholarDigital Library
- B. Hu and M. Marek-Sadowska, "FAR: Fixed Point Addition and Relaxation-based Placement," in Proc. International Symposium on Physical Design, 2002, pp. 161--166. Google ScholarDigital Library
- A. B. Kahng and Q. Wang, "Implementation and Extensibility of an Analytic Placer," in Proc. International Symposium on Physical Design, 2004, pp. 18--25. Google ScholarDigital Library
- A. Khatkhate, C. Li, A. R. Agnihotri, M. C. Yildiz, S. Ono, C.-K. Koh and P. H. Madden, "Recursive Bisection Based Mixed Block Placement," in Proc. International Symposium on Physical Design, 2004, pp. 84--89. Google ScholarDigital Library
- J. Lou, S. Krishnamoorthy and H. S. Sheng, "Estimating Routing Congestion using Probabilistic Analysis," in Proc. International Symposium on Physical Design, 2001, pp. 112--117. Google ScholarDigital Library
- P. H. Madden, "Reporting of Standard Cell Placement Results," in Proc. International Symposium on Physical Design, 2001, pp. 30--35. Google ScholarDigital Library
- MARCO GSRC Bookshelf Placement Formats, http://vlsicad.ucsd.edu/GSRC/bookshelf/Slots/Placement/Google Scholar
- W.-J. Sun and C. Sechen, "Efficient and Effective Placement for Very Large Circuits," IEEE Trans. Computer-Aided Design, vol. 14, pp. 349--359, Mar. 1995. Google ScholarDigital Library
- N. Viswanathan and C. C.-N. Chu, "Fastplace: Efficient Analytical Placement Using Cell Shifting, Iterative Local Refinement and a Hybrid Net Model," in Proc. International Symposium on Physical Design, 2004, pp. 26--33. Google ScholarDigital Library
- J. Westra, C. Bartels and P. Groeneveld, "Probabilistic Congestion Prediction," in Proc. International Symposium on Physical Design, 2004, pp. 204--208. Google ScholarDigital Library
- X. Yang, B. K. Choi and M. Sarrafzadeh, "Routability-Driven White Space Allocation for Fixed-Die Standard-Cell Placement," in Proc. International Symposium on Physical Design, 2002, pp. 42--47. Google ScholarDigital Library
Index Terms
- The ISPD2005 placement contest and benchmark suite
Recommendations
The ISPD-2011 routability-driven placement contest and benchmark suite
ISPD '11: Proceedings of the 2011 international symposium on Physical designThe last few years have seen significant advances in the quality of placement algorithms. This is in part due to the availability of large, challenging testcases by way of the ISPD-2005 [17] and ISPD-2006 [16] placement contests. These contests ...
ICCAD-2012 CAD contest in design hierarchy aware routability-driven placement and benchmark suite
ICCAD '12: Proceedings of the International Conference on Computer-Aided DesignThe impact of considering design hierarchy during physical synthesis remains a fairly under-researched area. This is especially true for large-scale circuit placement. This is in large part due to the non-availability of realistic public designs with ...
ICCAD-2013 CAD contest in placement finishing and benchmark suite
ICCAD '13: Proceedings of the International Conference on Computer-Aided DesignAt advanced technology nodes, highly-optimized placements need careful post-processing to further reduce interconnect length or optimize resource distribution, and therefore, high-performance legalization and detailed placement steps are essential for ...
Comments