Natarajan Viswanathan
Charles Alpert
Cliff Sze
Zhuo Li
ABSTRACT
The impact of considering design hierarchy during physical synthesis remains a fairly under-researched area. This is especially true for large-scale circuit placement. This is in large part due to the non-availability of realistic public designs with the design hierarchy information. Additionally, modern designs are fairly complex with numerous placement blockages, non-uniform wiring stacks, partial and/or complete routing blockages, etc. This significantly complicates both, the placement and routing steps of physical synthesis.
The aim of the ICCAD-2012 contest is to evaluate the impact of considering design hierarchy on the wire length and routability of placement. This is addressed by way of the following: (a) release industrial-strength place-and-route benchmarks that contain the design hierarchy information, (b) present an accurate congestion analysis framework to evaluate and compare the routability of various placement algorithms. We hope that a set of challenging benchmarks containing the design hierarchy information, along with a standardized evaluation framework, will further advance research in design hierarchy aware routability-driven placement.
- G.-J. Nam, C. J. Alpert, P. Villarrubia, B. Winter, and M. Yildiz. The ISPD2005 placement contest and benchmark suite. In Proc. Intl. Symp. on Physical Design, pages 216--220, 2005. Google Scholar
Digital Library
- G.-J. Nam, C. J. Alpert, and P. Villarrubia. ISPD 2006 placement contest: Benchmark suite and results. In Proc. Intl. Symp. on Physical Design, pages 167--167, 2006. Google ScholarDigital Library
- N. Viswanathan, C. J. Alpert, C. Sze, Z. Li, G.-J. Nam, and J. A. Roy. The ISPD-2011 Routability-driven placement contest and benchmark suite. In Proc. Intl. Symp. on Physical Design, pages 141--146, 2011. Google ScholarDigital Library
- N. Viswanathan, C. J. Alpert, C. Sze, Z. Li, and Y. Wei. The DAC 2012 Routability-driven placement contest and benchmark suite. In Proc. A CM/IEEE Design Automation Conf., pages 774--782, 2012. Google ScholarDigital Library
- C. J. Alpert, Z. Li, M. D. Moffitt, G.-J. Nam, J. A. Roy, and G. Telleze. What makes a design difficult to route. In Proc. Intl. Symp. on Physical Design, pages 7--12, 2010. Google ScholarDigital Library
- T.-H Wu, A. Davoodi, and J. T. Linderoth. A parallel integer programming approach to global routing. In Proc. ACM/IEEE Design Automation Conf., pages 194--199, 2010. Google ScholarDigital Library
- Yen-Jung Chang, Yu-Ting Lee, and Ting-Chi Wang. NTHU-Route 2.0: A fast and stable global router. In Proc. IEEE/ACM Intl. Conf. on Computer-Aided Design, pages 338--343, 2008. Google ScholarDigital Library
- J. Hu, J. A. Roy, and I. L. Markov. Completing high-quality routes. In Proc. Intl. Symp. on Physical Design, pages 35--41, 2010. Google ScholarDigital Library
- Y. Xu, Y. Zhang, and C. Chu. FastRoute 4.0: Global router with efficient via minimization. In Proc. Asia and South Pacific Design Automation Conf., pages 576--581, 2009. Google ScholarDigital Library
- W.-H. Liu, W.-C. Kao, Y.-L. Li, and K.-Y. Chao. Multi-threaded collision-aware global routing with bounded-length maze routing. In Proc. ACM/IEEE Design Automation Conf., pages 200--205, 2010. Google ScholarDigital Library
- C.-H. Hsu, H.-Y. Chen, and Y.-W. Chang. Multi-layer global routing considering via and wire capacities. In Proc. IEEE/ACM Intl. Conf. on Computer-Aided Design, pages 350--355, 2008. Google ScholarDigital Library
- Y. Wei, C. Sze, N. Viswanathan, et al. GLARE: Global and local wiring aware routability evaluation. In Proc. ACM/IEEE Design Automation Conf., pages 768--773, 2012. Google ScholarDigital Library
- N. Viswanathan, C. J. Alpert, C. Sze, Z. Li, and Y. Wei. ICCAD-2012 Contest: Design hierarchy aware routability-driven placement. In http://cad_contest.cs.nctu.edu.tw/CAD-contest-at-ICCAD2012/problems/p2/p2.html. Google ScholarDigital Library
- A. E. Caldwell, A. B. Kahng, and I. L. Markov. Toward CAD-IP reuse: The MARCO GSRC Bookshelf of fundamental CAD algorithms. In IEEE Design and Test, pages 72--81, 2002. Google ScholarDigital Library
- A. E. Caldwell, A. B. Kahng, and I. L. Markov. Placement formats, rev. 1.2. In http://vlsicad.ucsd.edu/GSRC/bookshelf/Slots/Placement/plFormats.html.Google Scholar
Index Terms
- ICCAD-2012 CAD contest in design hierarchy aware routability-driven placement and benchmark suite
Recommendations
The DAC 2012 routability-driven placement contest and benchmark suite
DAC '12: Proceedings of the 49th Annual Design Automation ConferenceExisting routability-driven placers mostly employ rudimentary and often crude congestion models that fail to account for the complexities in modern designs, e.g., the impact of non-uniform wiring stacks, layer directives, partial and/or complete routing ...
The ISPD-2011 routability-driven placement contest and benchmark suite
ISPD '11: Proceedings of the 2011 international symposium on Physical designThe last few years have seen significant advances in the quality of placement algorithms. This is in part due to the availability of large, challenging testcases by way of the ISPD-2005 [17] and ISPD-2006 [16] placement contests. These contests ...
Routability-Driven Blockage-Aware Macro Placement
DAC '14: Proceedings of the 51st Annual Design Automation ConferenceWe present a new floorplan representation, called circular-packing trees (CP-trees), for the problem of macro placement. Our CP-trees can flexibly pack movable macros toward corners or pre-placed macros along chip boundaries circularly to optimize macro ...
Comments