Charles J. Alpert
Zhuo Li
Michael D. Moffitt
Gi-Joon Nam
Gustavo Tellez
ABSTRACT
Traditionally, the goal of physical synthesis has been to produce a physical realization of the input netlist that meets its timing constraints with minimum area. However, design routability has emerged from a secondary objective to perhaps the primary objective, in no small part due to the myriad of rules and constraints that emerge with each successive technology. This work overviews the complexities with modeling congestion during physical synthesis and discusses how optimizations may be able to provide some relief.
- ISPD 1998 global routing benchmark suite. http://www.ece.ucsb.edu/~kastner/labyrinth.Google Scholar
- C. J. Alpert, D. P. Mehta, and S. S. Sapatnekar, editors. Handbook of Algorithms for Physical Design Automation, chapter 30. 2008. Google ScholarDigital Library
- U. Brenner and A. Rohe. An effective congestion driven placement framework. IEEE Trans. on CAD, 22(4):387--394, 2002. Google ScholarDigital Library
- C. C. N. Chu and M. Pan. IPR: An integrated placement and routing algorithm. In DAC, pages 59--62, 2007. Google ScholarDigital Library
- J. Cong, M. Romesis, and J. Shinnerl. Robust mixed-size placement under tight white--space constraints. In ICCAD, pages 165--172, 2005. Google ScholarDigital Library
- D. Cross, E. Nequist, and L. Scheffer. A dfm aware, space based router. In ISPD, pages 171--172, 2007. Google ScholarDigital Library
- C.-H. Hsu, H.-Y. Chen, and Y.-W. Chang. Multi-layer global routing considering via and wire capacities. In ICCAD, pages 350--355, 2008. Google ScholarDigital Library
- Z.-W. Jiang, B.-Y. Su, and Y.-W. Chang. Routability-driven analytical placement by net overlapping removal for large-scale mixed-size designs. In DAC, pages 167--172, 2008. Google ScholarDigital Library
- C. Li, M. Xie, C.-K. Koh, J. Cong, and P. H. Madden. Routability-driven placement and white space allocation. IEEE Trans. on CAD, 26(5):858--871, 2007. Google ScholarDigital Library
- Z. Li, C. J. Alpert, S. Hu, T. Muhmud, S. T. Quay, and P. Villarrubia. Fast interconnect synthesis with layer assignment. In ISPD, pages 71--77, 2008. Google ScholarDigital Library
- M. D. Moffitt, J. A. Roy, and I. L. Markov. The coming of age of (academic) global routing. In ISPD, pages 148--155, 2008. Google ScholarDigital Library
- G.-J. Nam. ISPD 2006 placement contest: Benchmark suite and results. In ISPD, page 167, 2006. Google ScholarDigital Library
- G.-J. Nam, C. C. N. Sze, and M. C. Yildiz. The ISPD global routing benchmark suite. In ISPD, pages 156--159, 2008. Google ScholarDigital Library
- G.-J. Nam, M. C. Yildiz, D. Z. pan, and P. H. Madden. ISPD placement contest updates and ISPD 2007 global routing contest. In ISPD, page 157, 2007. Google ScholarDigital Library
- J. A. Roy, N. Viswanathan, G.-J. Nam, C. J. Alpert, and I. L. Markov. Crisp: Congestion reduction by iterated spreading during placement. In ICCAD, pages 357--362, 2009. Google ScholarDigital Library
- N. Selvakkumaran, P. N. Parakh, and G. Karypis. Perimeter-degree: A priori metric for directly measuring and homogenizing interconnection complexity in multilevel placement. In SLIP, pages 53--59, 2003. Google ScholarDigital Library
- P. Spindler and F. M. Johannes. Fast and accurate routing demand estimation for efficient routability-driven placement. In DATE, pages 1226--1231, 2007. Google ScholarDigital Library
- K. Tsota, C.-K. Koh, and V. Balakrishnan. Guiding global placement with wire density. In ICCAD, pages 212--217, 2008. Google ScholarDigital Library
- H. Xiang, H. Ren, L. Trevillan, L. Reddy, R. Puri, and M. Cho. Logical and physical restructuring of fan-in trees. In ISPD, 2010. Google ScholarDigital Library
- X. Yang, B. K. Choi, and M. Sarrafzadeh. Routability driven white space allocation for fixed-die standard-cell placement. IEEE Trans. on CAD, 22(4):410--419, 2003. Google ScholarDigital Library
- X. Yang, R. Kastner, and M. Sarrafzadeh. Congestion estimation during top-down placement. IEEE Trans. on CAD, 21(1):72--80, 2002. Google ScholarDigital Library
Index Terms
- What makes a design difficult to route
Recommendations
ICCAD-2012 CAD contest in design hierarchy aware routability-driven placement and benchmark suite
ICCAD '12: Proceedings of the International Conference on Computer-Aided DesignThe impact of considering design hierarchy during physical synthesis remains a fairly under-researched area. This is especially true for large-scale circuit placement. This is in large part due to the non-availability of realistic public designs with ...
Physical topology design for survivable routing of logical rings in WDM-based networks
In a wavelength-division multiplexed (WDM)-based network, a single physical link failure may correspond to multiple logical link failures. As a result, two-connected logical topologies, such as rings routed on a WDM physical topology, may become ...
Novel full-chip gridless routing considering double-via insertion
DAC '06: Proceedings of the 43rd annual Design Automation ConferenceAs the technology node advances into the nanometer era, via-open defects are one of the dominant failures. To improve via yield and reliability, redundant-via insertion is a highly recommended technique proposed by foundries. Traditionally, double-via ...
Comments