skip to main content
10.1145/1065579.1065744acmconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
Article

System-level energy-efficient dynamic task scheduling

Published:13 June 2005Publication History

ABSTRACT

Dynamic voltage scaling (DVS) is a well-known low power design technique that reduces the processor energy by slowing down the DVS processor and stretching the task execution time. But in a DVS system consisting of a DVS processor and multiple devices, slowing down the processor increases the device energy consumption and thereby the system-level energy consumption. In this paper, we present dynamic task scheduling algorithms for periodic tasks that minimize the system-level energy (CPU energy + device standby energy). The algorithms use a combination of (i) optimal speed setting, which is the speed that minimizes the system energy for a specific task, and (ii) limited preemption which reduces the numbers of possible preemptions. For the case when the CPU power and device power are comparable, these algorithms achieve up to 43% energy savings compared to [1], but only up to 12% over the non-DVS scheduling. If the device power is large compared to the CPU power, we show that DVS should not be employed.

References

  1. W. Kim, J. Kim and S. Min, "Preemption-aware dynamic voltage scaling in hard real-time systems," Proc. ISLPED, pp. 393--398, 2004. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. F. Yao, A. Demers, and S. Shenker, "A scheduling model for reduced cpu energy," IEEE Annual Foundations of Computer Science, pp. 374--382, 1995. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. G. Quan, and X. Hu, "Energy efficient fixed-priority scheduling for real-time systems on variable voltage processors," Proc. DAC, pp. 828--833, 2001. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. R. Jejurikar, and R. Gupta, "Leakage aware dynamic voltage scaling for real-time embedded systems," Proc. DAC, pp. 275--280, 2004. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. Y. Shin, K. Choi, and T. Sakurai, "Power optimization of real-time embedded systems on variable speed processors," Proc. ICCAD, pp. 365-368, 2000. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. C. M Krishna and Y. H. Lee, "Voltage-clock-scaling adaptive scheduling techniques for low power in hard real time systems," Proc. Real-Time Technology & Applications Symp., pp. 156--165, 2000. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. F. Gruian, "Hard real-time scheduling for low energy using stochastic data and dvs processors," Proc. ISLPED, pp. 46--51, 2001. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. D. Shin, J. Kim and S. Lee, "Low-energy intra task voltage scheduling using static timing analysis," Proc. DAC, pp. 438--443, 2001. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. W. Kim, J. Kim and S. Min, "A dynamic voltage scaling algorithm for dynamic-priority hard real-time systems using slack time analysis," Proc. DATE., pp. 788--794, 2002. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. J. Zhuo and C.Chakrabarti, "An efficient dynamic task scheduling algorithm for battery powered dvs system," Proc.ASP-DAC, pp. 846--849, 2005. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. R. Jejurikar, C. Pereira, and R. Gupta, "Dynamic voltage scaling for systemwide energy minimization in real-time embedded systems," Proc. ISLPED, pp. 78--81, 2004. Google ScholarGoogle ScholarDigital LibraryDigital Library
  12. Intel Corp., http://www.intel.com.Google ScholarGoogle Scholar
  13. B. Zhai, D. Blaauw, D. Sylvester and K. Flautner, "Theoretical and practival limits of dynamic voltage scaling," Proc. DAC, pp. 868--873, 2004. Google ScholarGoogle ScholarDigital LibraryDigital Library
  14. Micro Technology, Inc., http://www.micron.com.Google ScholarGoogle Scholar

Index Terms

  1. System-level energy-efficient dynamic task scheduling

Recommendations

Comments

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Sign in
  • Published in

    cover image ACM Conferences
    DAC '05: Proceedings of the 42nd annual Design Automation Conference
    June 2005
    984 pages
    ISBN:1595930582
    DOI:10.1145/1065579

    Copyright © 2005 ACM

    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    • Published: 13 June 2005

    Permissions

    Request permissions about this article.

    Request Permissions

    Check for updates

    Qualifiers

    • Article

    Acceptance Rates

    Overall Acceptance Rate1,770of5,499submissions,32%

    Upcoming Conference

    DAC '24
    61st ACM/IEEE Design Automation Conference
    June 23 - 27, 2024
    San Francisco , CA , USA

PDF Format

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader