Ravindra Jejurikar
Rajesh Gupta
ABSTRACT
A five-fold increase in leakage current is predicted with each technology generation. While Dynamic Voltage Scaling (DVS) is known to reduce dynamic power consumption, it also causes increased leakage energy drain by lengthening the interval over which a computation is carried out. Therefore, for minimization of the total energy, one needs to determine an operating point, called the critical speed. We compute processor slowdown factors based on the critical speed for energy minimization. Procrastination scheduling attempts to maximize the duration of idle intervals by keeping the processor in a sleep/shutdown state even if there are pending tasks, within the constraints imposed by performance requirements. Our simulation experiments show that the critical speed slowdown results in up to 5% energy gains over a leakage oblivious dynamic voltage scaling. Procrastination scheduling scheme extends the sleep intervals to up to 5 times, resulting in up to an additional 18% energy gains, while meeting all timing requirements.
- ITRS: 2002 edition http://public.itrs.net.Google Scholar
- Berkeley Predictive Technology Models and BSIM4 http://www-device.eeecs.berkeley.edu/research.html.Google Scholar
- H. Aydin, R. Melhem, D. Mossé, and P. M. Alvarez. Determining optimal processor speeds for periodic real-time tasks with different power characteristics. In Proceedings of EuroMicro Conference on Real-Time Systems, 2001. Google ScholarDigital Library
- H. Aydin, R. Melhem, D. Mossé, and P. M. Alvarez. Dynamic and aggressive scheduling techniques for power-aware real-time systems. In Proceedings of IEEE Real-Time Systems Symposium, December 2001. Google ScholarDigital Library
- S. Borkar. Design challenges of technology scaling. In IEEE Micro, pages 23--29, Aug 1999. Google ScholarDigital Library
- J. A. Butts and G. S. Sohi. A static power model for architects. In Intl. Symposiumon Microarchitecture, 2000. Google ScholarDigital Library
- B. H. Calhoun, F. A. Honore, and A. Chandrakasan. Design methodology for fine-grained leakage control in mtcmos. In Proceedings of International Symposium on Low Power Electronics and Design, pages 104--109, 2003. Google ScholarDigital Library
- G. Carpenter. Low power soc for ibm's powerpc information appliance platform. In http://www.research.ibm.com/arl.Google Scholar
- D. Duarte, N. Vijaykrishnan, M. J. Irwin, and Y.-F. Tsai. Impact of technology scaling and packaging on dynamic voltage scaling techniques. In 15th Annual IEEE International ASIC/SOC Conference, September 2002.Google ScholarCross Ref
- K. Flautner, N. Kim, S. Martin, D. Blaauw, and T. Mudge. Drowsy caches: Simple techniques for reducing leakage power. In Proceedings of International Symposiumon Computer Architecture, June 2002. Google ScholarDigital Library
- Z. Hu, S. Kaxiras, and M. Martonosi. Let caches decay: Reducing leakage energy via exploitation of cache generational behavior. In ACM Transactions on Computer Systems, May 2002. Google ScholarDigital Library
- Intel PXA250/210 Processor. Intel Inc. (www.intel.com).Google Scholar
- S. Irani, S. Shukla, and R. Gupta. Algorithms for power savings. In Proceedings of Symposium on Discrete Algorithms, Jan. 2003. Google ScholarDigital Library
- R. Jejurikar, C. Pereira, and R. Gupta. Leakage aware dynamic voltage scaling for real-time embedded systems. In CECS Technical Report #03-35, UC Irvine, Dec. 2003.Google Scholar
- M. Johnson, D. Somasekhar, and K. Roy. Models and algorithms for bounds on leakage in cmos circuits. In IEEE Transactions on CAD, pages 714--725, 1999. Google ScholarDigital Library
- C. M. Krishna and Y. H. Lee. Voltage clock scaling adaptive scheduling techniques for low power in hard real-time systems. In Proceedings of Real-Time Technology and Applications Symposium, May 2000. Google ScholarDigital Library
- N. K. J. L. Yan, J. Luo. Combined dynamic voltage scaling and adaptive body biasing for heterogeneous distributed real-time embedded systems. In Proceedings of International Conference on Computer Aided Design, Nov. 2003. Google ScholarDigital Library
- H. G. Lee and N. Chang. Energy-aware memory allocation in heterogeneous non-volatile memory systems. In ISLPED, pages 420--423, 2003. Google ScholarDigital Library
- Y. Lee, K. P. Reddy, and C. M. Krishna. Scheduling techniques for reducing leakage power in hard real-time systems. In EcuroMicro Conf. on Real Time Systems, 2003.Google Scholar
- J. W. S. Liu. Real-Time Systems. Prentice-Hall, 2000. Google ScholarDigital Library
- C. Locke, D. Vogel, and T. Mesler. Building a predictable avionics platform in ada: a case study. In Proceedings IEEE Real-Time Systems Symposium, 1991.Google ScholarCross Ref
- S. Martin, K. Flautner, T. Mudge, and D. Blaauw. Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads. In Proc. of Intl. Conference on Computer Aided Design, 2002. Google ScholarDigital Library
- S. Mutoh, T. Douseki, Y. Matsuya, T. Aoki, S. Shigematsu, and J. Yamada. 1-v power supply highspeed digital circuit technology with multithreshold- voltage cmos. In IEEE Journal of Solid- State Circuits, pages 847--854, 1995.Google Scholar
- C. Neau and K. Roy. Optimal body bias selection for leakage improvement and process compensation over different technology generations. In Proceedings of International Symposiumon Low Power Electronics and Design, 2003. Google ScholarDigital Library
- J. Pouwelse, K. Langendoen, and H. Sips. Energy priority scheduling for variable voltage processors. In Proceedings of the 2001 International Symposium on Low Power Electronics and Design, pages 28--33, 2001. Google ScholarDigital Library
- G. Quan and X. Hu. Minimum energy fixed-priority scheduling for variable voltage processors. In Proceedings of Design Automation and Test in Europe, March 2002. Google ScholarDigital Library
- Y. Shin, K. Choi, and T. Sakurai. Power optimization of real-time embedded systems on variable speed processors. In Proceedings of International Conference on Computer Aided Design, pages 365--368, 2000. Google ScholarDigital Library
- Transmeta Crusoe Processor. Transmeta Inc. (http://www.transmeta.com/technology).Google Scholar
Index Terms
- Leakage aware dynamic voltage scaling for real-time embedded systems
Recommendations
Dynamic voltage scaling for systemwide energy minimization in real-time embedded systems
ISLPED '04: Proceedings of the 2004 international symposium on Low power electronics and designTraditionally, dynamic voltage scaling (DVS) techniques have focused on minimizing the processor energy consumption as opposed to the entire system energy consumption. The slowdown resulting from DVS can increase the energy consumption of components ...
Dynamic slack reclamation with procrastination scheduling in real-time embedded systems
DAC '05: Proceedings of the 42nd annual Design Automation ConferenceLeakage energy consumption is an increasing concern in current and future CMOS technology generations. Procrastination scheduling, where task execution can be delayed to maximize the duration of idle intervals, has been proposed to minimize leakage ...
Procrastination scheduling in fixed priority real-time systems
LCTES '04: Proceedings of the 2004 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systemsProcrastination scheduling has gained importance for energy efficiency due to the rapid increase in the leakage power consumption. Under procrastination scheduling, task executions are delayed to extend processor shutdown intervals, thereby reducing the ...
Comments