J. Adam Butts
Supplemental Material
Available for Download
- 1.D. Albonesi. Selective Cache Ways: On-Demand Cache Resource Allocation. In Proceedings of the 32nd International Symposium on Microarchitecture, November 1999. pp. 248-259. Google Scholar
Digital Library
- 2.T. Austin. DIVA: A Reliable Substrate for Deep Submicron Microarchitecture Design. In Proceedings of the 32nd International Symposium on Microarchitecture, November 1999. pp. 196-207. Google ScholarDigital Library
- 3.R. Bahar, G. Albera, and S. Manne. Power and Performance Tradeoffs Using Various Caching Strategies. In Proceedings of the International Symposium on Low Power Electronics and Design, 1998. pp. 64-69. Google ScholarDigital Library
- 4.D. Blaauw, A. Dharchoudhury, R. Panda, S. Sirichotiyakul, C. Oh, and T. Edwards. Emerging Power Management Tools for Processor Design. In Proceedings of the International Symposium on Low Power Electronics and Design, 1998. pp. 143-148. Google ScholarDigital Library
- 5.D. Brooks and M. Martonosi. Dynamically Exploiting Narrow Width Operands to Improve Processor Power and Performance. In Proceedings of the 5th International Symposium on High-Performance Computer Architecture, January 1999. pp. 13-22. Google ScholarDigital Library
- 6.D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A Framework for Architectural-Level Power Analysis and Optimizations. In Proceedings of the 27th International Symposium on Computer Architecture, June 2000. pp. 83- 94. Google ScholarDigital Library
- 7.B. Davari. CMOS Technology Scaling, 0.1 mm and Beyond. In Proceedings of the International Electron Devices Meeting, 1996. pp. 555-558.Google ScholarCross Ref
- 8.V. De and S. Borkar. Technology and Design Challenges for Low Power and High Performance. In Proceedings of the International Symposium on Low Power Electronics and Design, 1999. pp. 163-168. Google ScholarDigital Library
- 9.R. Dennard, F. Gaensslen, H. Yu, V. Rideout, E. Bassous, and A. LeBlanc. Design of Ion-Implanted MOSFET's with Very Small Physical Dimensions. IEEE Journal of Solid-State Circuits, 9(5), October 1974. pp. 256-268.Google ScholarDigital Library
- 10.P. Glaskowsky. Pentium 4 (Partially) Previewed. Microprocessor Report, August 28, 2000.Google Scholar
- 11.R. Gonzalez and M. Horowitz. Energy Dissipation in General Purpose Microprocessors. IEEE Journal of Solid- State ircuits, 31(9), September 1996. pp. 1277-1284.Google ScholarCross Ref
- 12.M. Horowitz, T. Indermaur, and R. Gonzalez. Low-Power Digital Design. In Proceedings of the 1994 IEEE Symposium on Low Power Electronics. pp. 8-11.Google Scholar
- 13.Intel Corporation. Pentium III Processor for the SC242 at 450 MHz to 1.13 GHz Datasheet. pp. 26-30.Google Scholar
- 14.M. Johnson, D. Somasekhar, and K. Roy. Models and Algorithms for Bounds on Leakage in CMOS Circuits. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 18(6), June 1999. pp. 714-725. Google ScholarDigital Library
- 15.A. Keshavarzi, K. Roy, and C. Hawkins. Intrinsic Leakage in Low Power Deep Submicron CMOS ICs. In Proceedings of the IEEE International Test Conference, 1997. pp. 146-155. Google ScholarDigital Library
- 16.J. Kin, M. Gupta, and W. Mangione-Smith. The Filter Cache: An Energy Efficient Memory Structure. In Proceedings of the 30th International Symposium on Microarchitecture, December 1997. pp. 184-193. Google ScholarDigital Library
- 17.P. Ko, J. Huang, Z. Liu, and C. Hu. BSIM3 for Analog and Digital Circuit Simulation. In Proceedings of the IEEE Symposium on VLSI Technology CAD, January 1993. pp. 400-429.Google Scholar
- 18.K. Krewell. Quicktake: Willamette Revealed. Microprocessor Report, February 2000. p. 19.Google Scholar
- 19.S. Manne, A. Klauser, and D. Grunwald. Pipeline Gating: Speculation Control for Energy Reduction. In Proceedings of the 25th International Symposium on Computer Architecture, June 1998. pp. 132-141. Google ScholarDigital Library
- 20.H. Massalin and C. Pu. Threads and Input/Output in the Synthesis Kernel. In Proceedings of the 12th Symposium on Operating Systems Principles, December 1989. pp. 191-201. Google ScholarDigital Library
- 21.E. Nowak. Ultimate CMOS ULSI Performance. In Proceedings of the International Electron Devices Meeting, 1993. pp. 115-118.Google ScholarCross Ref
- 22.M. Powell, S. Yang, B. Falsafi, K. Roy, T. Vijaykumar. Gated-V DD : A Circuit Technique to Reduce Leakage in Deep-Submicron Cache Memories. In the Proceedings of the International Symposium on Low Power Electronics and Design, July 2000. pp. 90-95. Google ScholarDigital Library
- 23.J. Rabaey. Digital Integrated Circuits: A Design Perspective. Prentice-Hall, 1995. Google ScholarDigital Library
- 24.K. Roy. Leakage Power Reduction in Low-Voltage CMOS Design. In Proceedings of the IEEE International Conference on Circuits and Systems, 1998. pp. 167-173.Google Scholar
- 25.T. Sakurai, H. Kawaguchi, and T. Kuroda. Low-Power CMOS Design through V TH Control and Low-Swing Circuits. In Proceedings of the International Symposium on Low Power Electronics and Design, 1997. pp. 1-6. Google ScholarDigital Library
- 26.T. Sakurai and A. Newton. Alpha-Power Law MOSFET Model and its Applications to CMOS Inverter Delay and Other Formulas. IEEE Journal of Solid-State Circuits, 25(4), April 1990. pp. 584-594.Google ScholarCross Ref
- 27.Semiconductor Industry Association. International Technology Roadmap for Semiconductors, 1999 edition. Austin, TX: SEMATECH, 1999.Google Scholar
- 28.C. Su and A. Despain. Cache Designs for Energy Efficiency. In Proceedings of the 28th Annual Hawaii International Conference on System Sciences, 1995. pp. 306-315. Google ScholarDigital Library
- 29.V. Sundararajan and K. Parhi. Low Power Synthesis of Dual Threshold Voltage CMOS VLSI Circuits. In Proceedings of the International Symposium on Low Power Electronics and Design, 1999. pp. 139-144. Google ScholarDigital Library
- 30.S. Sze. Physics of Semiconductor Devices, 2nd. Ed. John Wiley and Sons, 1981.Google Scholar
- 31.V. Tiwari, R. Donnelly, S. Malik, and R. Gonzalez. Dynamic Power Management for Microprocessors: A Case Study. In Proceedings of the 10th International Conference on VLSI Design, 1997. pp. 185-192. Google ScholarDigital Library
- 32.V. Tiwari, D. Singh, S. Rajgopal, G. Mehta, R. Patel, F. Baez. Reducing Power in High-Performance Microprocessors. In Proceedings of the Design Automation Conference, 1998. pp. 732-737. Google ScholarDigital Library
- 33.Y. Taur and E. Nowak. CMOS Devices Below 0.1 mm: How High Will Performance Go? In Proceedings of the International Electron Devices Meeting, 1997. pp. 215- 218.Google Scholar
- 34.S. Thompson, P. Packan, and M. Bohr. MOS Scaling: Transistor Challenges for the 21st Century. Intel Technology Journal, Q3 1998.Google Scholar
- 35.N. Vijaykrishnan, M. Kandemir, M. Irwin, H. Kim, and W. Ye. Energy-Driven Integrated Hardware-Software Optimizations Using SimplePower. In Proceedings of the 27th International Symposium on Computer Architecture, June 2000. pp. 95-106. Google ScholarDigital Library
- 36.Q. Wang and S. Vrudhula. Static Power Optimization of Deep Submicron CMOS Circuits for Dual V T Technology. In Proceedings of the International Conference on Computer-Aided Design, 1998. pp. 490-496. Google ScholarDigital Library
- 37.N. Weste and K. Eshraghian. Principles of CMOS VLSI Design: A Systems Perspective, 2nd. Ed. Addison- Wesley, 1993. Google ScholarDigital Library
- 38.D. Wouters, J. Colinge, H. Maes. Subthreshold Slope in Thin-Film SOI MOSFET's. IEEE Transactions on Electron Devices, 37(9), September 1990. pp. 2022-2033.Google ScholarCross Ref
Index Terms
- A static power model for architects
Recommendations
Testing for SoCs with advanced static and dynamic power-management capabilities
DATE '13: Proceedings of the Conference on Design, Automation and Test in EuropeMany multicore chips today employ advanced power management techniques. Multi-threshold CMOS (MTCMOS) is very effective for reducing standby leakage power. Dynamic voltage scaling and voltage islands which operate at multiple power-supply voltage levels,...
Using Mobilize Power Management IP for Dynamic & Static Power Reduction in SoC at 130 nm
DATE '05: Proceedings of the conference on Design, Automation and Test in Europe - Volume 3At 130 nm and 90 nm, power consumption (both dynamic and static) has become a barrier in the roadmap for SoC designs targeting battery powered, mobile applications. This paper presents the results of dynamic and static power reduction achieved ...
An Analytical Model for Evaluating Static Power of Homogeneous FPGA Architectures
As capacity of the field-programmable gate arrays (FPGAs) continues to increase, power dissipated in the logic and routing resources has become a critical concern for FPGA architects. Recent studies have shown that static power is fast approaching the ...
Comments