Sudeep Pasricha
Nikil Dutt
Mohamed Ben-Romdhane
ABSTRACT
Modern multi-processor system-on-chip (MPSoC) designs have high bandwidth constraints which must be satisfied by the underlying communication architecture. Bus matrix based communication architectures consist of several parallel busses, which provide a suitable backbone to support high bandwidth systems, but suffer from high cost overhead due to extensive bus wiring inside the matrix. Manual traversal of the vast exploration space to synthesize a minimal cost bus matrix that also satisfies performance constraints is practically infeasible. In this paper, we address this problem by proposing an automated approach for synthesizing a bus matrix communication architecture which satisfies all performance constraints in the design and minimizes wire congestion in the matrix. To validate our approach, we consider several industrial strength applications from the networking domain and show that our approach results in up to 9 X component savings when compared to a full bus matrix and up to 3.2 X savings when compared to a maximally connected reduced bus matrix.
- ARM AMBA Specification (rev2.0), www.arm.com, 2001Google Scholar
- "IBM On-chip CoreConnect Bus Architecture", www.chips.ibm.comGoogle Scholar
- "STBus Communication System: Concepts and Definitions", Reference Guide, STMicroelectronics, May 2003Google Scholar
- "Sonics Integration Architecture, Sonics Inc", www.sonicsinc.comGoogle Scholar
- L. Benini, G. D. Micheli, "Networks on Chips: A New SoC Paradigm", IEEE Computers, pp. 70--78, Jan. 2002 Google ScholarDigital Library
- J. Henkel, et al, "On-chip networks: A scalable, communication-centric embedded system design paradigm", VLSI Design, 2004 Google ScholarDigital Library
- M. Nakajima et al. "A 400MHz 32b embedded microprocessor core AM34-1 with 4.0GB/s cross-bar bus switch for SoC", ISSCC 2002Google Scholar
- S. Murali, G. De Micheli, "An Application-Specific Design Methodology for STbus Crossbar Generation", DATE 2005 Google ScholarDigital Library
- V. Lahtinen, et al, "Comparison of synthesized bus and crossbar interconnection architectures", ISCAS 2003Google Scholar
- K. K Ryu, E. Shin, V. J. Mooney, "A Comparison of Five Different Multiprocessor SoC Bus Architectures", DSS 2001Google ScholarDigital Library
- M. Loghi, et al "Analyzing On-Chip Communication in a MPSoC Environment", DATE 2004 Google ScholarDigital Library
- M. Gasteier, M. Glesner "Bus-based communication synthesis on system level", ACM TODAES, January 1999 Google ScholarDigital Library
- S. Pasricha, N. Dutt, M. Ben-Romdhane, "Automated Throughput-driven Synthesis of Bus-based Communication Architectures", In Proc of ASPDAC 2005 Google ScholarDigital Library
- S. Pasricha, N. Dutt, E. Bozorgzadeh, M. Ben-Romdhane, "Floorplan-aware Automated Synthesis of Bus-based Communication Architectures", In Proc. of DAC 2005 Google ScholarDigital Library
- K. Srinivasan, et al, "Linear Programming based Techniques for Synthesis of Network-on-Chip Architectures", ICCD 2004 Google ScholarDigital Library
- D. Bertozzi et al. "NoC synthesis flow for customized domain specific multiprocessor systems-on-chip", IEEE TPDS, Feb 2005 Google ScholarDigital Library
- O. Ogawa et al, "A Practical Approach for Bus Architecture Optimization at Transaction Level", DATE 2003 Google ScholarDigital Library
- SystemC initiative. www.systemc.orgGoogle Scholar
- S. Pasricha, N. Dutt, M. Ben-Romdhane, "Fast Exploration of Bus-based On-chip Communication Architectures", In Proc. of CODES+ISSS 2004 Google ScholarDigital Library
- S. Pasricha, N. Dutt, M. Ben-Romdhane, "Bus Matrix Communication Architecture Synthesis", CECS Technical Report 05--17, October 2005Google Scholar
- ARM AMBA AXI Specification www.arm.com/armtech/AXIGoogle Scholar
- S. Pasricha, N. Dutt, M. Ben-Romdhane, "Extending the Transaction Level Modeling Approach for Fast Communication Architecture Exploration", In Proc. of DAC 2004 Google ScholarDigital Library
- K. Lahiri et al, "Efficient exploration of the SoC communication architecture design space", ICCAD 2000 Google ScholarDigital Library
- S. Pasricha, "Transaction Level Modeling of SoC with SystemC 2.0" Synopsys User Group Conference (SNUG 2002), Bangalore, May 2002Google Scholar
Index Terms
- Constraint-driven bus matrix synthesis for MPSoC
Recommendations
Design of AXI bus based MPSoC on FPGA
ASID'09: Proceedings of the 3rd international conference on Anti-Counterfeiting, security, and identification in communicationWhile the computational core is becoming faster and faster, the communication efficiency between the processors has become a bottleneck which limits the performance of multiprocessor system-on-chip (MPSoC). This paper focuses on design and ...
Bus-pin-aware bus-driven floorplanning
GLSVLSI '10: Proceedings of the 20th symposium on Great lakes symposium on VLSIAs the number of buses increase substantially in multi-core SoC designs, the bus planning problem has become the dominant factor in determining the performance and power consumption of SoC designs. To cope with the bus planning problem, it is desirable ...
Physical synthesis of bus matrix for high bandwidth low power on-chip communications
ISPD '10: Proceedings of the 19th international symposium on Physical designAs the thermal wall becomes the dominant factor limiting VLSI circuit performance, and the interconnect wires become the primary power consumer, power efficiency of on-chip data throughput is nowadays a critical target for SoC designers. Under this ...
Comments