skip to main content
10.1145/12276.13314acmconferencesArticle/Chapter ViewAbstractPublication PagesplanConference Proceedingsconference-collections
Article
Free Access

Compilation for a high-performance systolic array

Published:01 July 1986Publication History

ABSTRACT

We report on a compiler for Warp, a high-performance systolic array developed at Carnegie Mellon. This compiler enhances the usefulness of Warp significantly and allows application programmers to code substantial algorithms.

The compiler combines a novel programming model, which is based on a model of skewed computation for the array, with powerful optimization techniques. Programming in W2 (the language accepted by the compiler) is orders of magnitude easier than coding in microcode, the only alternative available previously.

References

  1. 1.Aho, A.V. and Ullman J.D. Principles of Compiler DesiSstGoogle ScholarGoogle Scholar
  2. 2.Allen, F.E. and Cocke, J. A Catalogue of Optimizing Transformations. In Design and Optimization of Compiler& Rustin, R., Ed., Prentice-Hall, Englewood Cliffs, N.J., 1972, pp, 1-30,Google ScholarGoogle Scholar
  3. 3.Annaratone, M., Arnould, E., Gross, T., Kung, H. T., l.am, M. S., Menzilcioglu, O., Sarocky, K., and Webb, J. A. Warp Architecture and Implementation. Proceedings of the 13 Intl. Symposium on Computer Architecture, ACM, June, 1985. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. 4.Hoare, C. A. R. "Communicating Sequential Processes". Communications of the ACM 21, 8 (August 1978), 666-677. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. 5.Kung, H.T. Systolic Algorithms for the CMU Warp Processor. Proceedings of the Seventh International Conference on Pattern Recognition, International Association for Pattern Recognition, 1984. pp. 570-577.Google ScholarGoogle Scholar
  6. 6.Patel, Janak H. and Davidson, Edward S. Improving the Throughput of a Pipeline by Insertion of Delays. Proe. 3rd Annual Symposium on Computer Architecture, Jan., 1976, pp. 159-164. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. 7.Rau, B. R. and Glaeser, C. D. Some Scheduling Techniques and an Easily Schcdulable l lorizontaI Architccture for High PerformaxLce Scientific Computing. Proc. 14fin Annum Workshop on Mieroprogramming, October, 1981. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. 8.Steenkiste, P. Global dataflow for W2. internal report.Google ScholarGoogle Scholar

Index Terms

  1. Compilation for a high-performance systolic array

          Recommendations

          Comments

          Login options

          Check if you have access through your login credentials or your institution to get full access on this article.

          Sign in
          • Published in

            cover image ACM Conferences
            SIGPLAN '86: Proceedings of the 1986 SIGPLAN symposium on Compiler construction
            July 1986
            275 pages
            ISBN:0897911970
            DOI:10.1145/12276

            Copyright © 1986 Authors

            Publisher

            Association for Computing Machinery

            New York, NY, United States

            Publication History

            • Published: 1 July 1986

            Permissions

            Request permissions about this article.

            Request Permissions

            Check for updates

            Qualifiers

            • Article

          PDF Format

          View or Download as a PDF file.

          PDF

          eReader

          View online with eReader.

          eReader