Thomas Gross
Abstract
We report on a compiler for Warp, a high-performance systolic array developed at Carnegie Mellon. This compiler enhances the usefulness of Warp significantly and allows application programmers to code substantial algorithms.
The compiler combines a novel programming model, which is based on a model of skewed computation for the array, with powerful optimization techniques. Programming in W2 (the language accepted by the compiler) is orders of magnitude easier than coding in microcode, the only alternative available previously.
- 1 Aho, A.V. and Ullman J.D. Principles of Compiler DesiSstGoogle Scholar
- 2 Allen, F.E. and Cocke, J. A Catalogue of Optimizing Transformations. In Design and Optimization of Compiler& Rustin, R., Ed., Prentice-Hall, Englewood Cliffs, N.J., 1972, pp, 1-30,Google Scholar
- 3 Annaratone, M., Arnould, E., Gross, T., Kung, H. T., l.am, M. S., Menzilcioglu, O., Sarocky, K., and Webb, J. A. Warp Architecture and Implementation. Proceedings of the 13 Intl. Symposium on Computer Architecture, ACM, June, 1985. Google ScholarDigital Library
- 4 Hoare, C. A. R. "Communicating Sequential Processes". Communications of the ACM 21, 8 (August 1978), 666-677. Google ScholarDigital Library
- 5 Kung, H.T. Systolic Algorithms for the CMU Warp Processor. Proceedings of the Seventh International Conference on Pattern Recognition, International Association for Pattern Recognition, 1984. pp. 570-577.Google Scholar
- 6 Patel, Janak H. and Davidson, Edward S. Improving the Throughput of a Pipeline by Insertion of Delays. Proe. 3rd Annual Symposium on Computer Architecture, Jan., 1976, pp. 159-164. Google ScholarDigital Library
- 7 Rau, B. R. and Glaeser, C. D. Some Scheduling Techniques and an Easily Schcdulable l lorizontaI Architccture for High PerformaxLce Scientific Computing. Proc. 14fin Annum Workshop on Mieroprogramming, October, 1981. Google ScholarDigital Library
- 8 Steenkiste, P. Global dataflow for W2. internal report.Google Scholar
Index Terms
- Compilation for a high-performance systolic array
Recommendations
PolySA: Polyhedral-Based Systolic Array Auto-Compilation
2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)Automatic systolic array generation has long been an interesting topic due to the need to reduce the lengthy development cycles of manual designs. Existing automatic systolic array generation approach builds dependency graphs from algorithms, and ...
Compilation for a high-performance systolic array
SIGPLAN '86: Proceedings of the 1986 SIGPLAN symposium on Compiler constructionWe report on a compiler for Warp, a high-performance systolic array developed at Carnegie Mellon. This compiler enhances the usefulness of Warp significantly and allows application programmers to code substantial algorithms.
The compiler combines a novel ...
Comments