Minsik Cho
ABSTRACT
In this paper, we present ELIAD, an efficient lithography aware detailed router to optimize silicon image after optical proximity correction (OPC) in a correct-by-construction manner. We first propose a compact post-OPC litho-metric for a detailed router based on statistical characterization. We characterize the interferences among weak grids filled with one of predefined litho-prone shapes (e.g., jog-corner, via, line-end). Our litho-metric derived from the characterization shows high fidelity to total edge placement error (EPE) in large scale, compared with Calibre-OPC/ORC. As a chip itself is in the largest scale, ELIAD powered by the proposed metric can enhance the overall post-OPC printed silicon image. Experimental results on 65nm industrial circuits show that ELIAD outperforms a ripup/rerouting approach such as RADAR [17] with 8x more EPE hotspot reduction and 12x speedup. Also, compared with a conventional detailed router, ELIAD is only about 50% slower.
- H.-Y. Chen, M.-F. Chiang, Y.-W. Chang, L. Chen, and B. Han. Novel Full-Chip Gridless Routing Considering Double-Via Insertion. In Proc. Design Automation Conf., Jul 2006. Google Scholar
Digital Library
- T.-C. Chen and Y.-W. Chang. Multilevel Full-Chip Gridless Routing With Applications to Optical-Proximity Correction. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 26(6): 1041--1053. Google ScholarDigital Library
- M. Cho, H. Xiang, R. Puri, and D. Z. Pan. Wire Density Driven Global Routing for CMP Variation and Timing. In Proc. Int. Conf. on Computer Aided Design, Nov 2006. Google ScholarDigital Library
- M. Cho, H. Xiang, R. Puri, and D. Z. Pan. TROY: Track Router with Yield-driven Wire Planning. In Proc. Design Automation Conf., Jun 2007. Google ScholarDigital Library
- J. Dong, J. Zhang, and Z. Chen. Neural Network Based Algorithm for Multi-Constrained Shortest Path Problem. Springer Berlin / Heidelberg, 2007. Google ScholarDigital Library
- T. E. Gbondo-Tugbawa. Chip-Scale Modeling of Pattern Dependencies in Copper Chemical Mechanical Polishing Process. PhD thesis, Massachusetts Institute of Technology, 2002.Google Scholar
- P. Gupta, A. B. Kahng, and C.-H. Park. Detailed Placement for Improved Depth of Focus and CD Control. In Proc. Asia and South Pacific Design Automation Conf., Jan 2005. Google ScholarDigital Library
- L. He, A. B. Kahng, K. Tam, and J. Xiong. Design of Integrated-Circuit Interconnects with Accurate Modeling of CMP. In Proc. SPIE 5756, Mar 2005.Google Scholar
- http://www.cs.mcgill.ca/~aghnei/mmain.html.Google Scholar
- S. Hu and J. Hu. Pattern sensitive placement for manufacturability. In Proc. Int. Symp. on Physical Design, Mar 2007. Google ScholarDigital Library
- L. Huang and D. F. Wong. Optical Proximity Correction (OPC)-Friendly Maze Routing. In Proc. Design Automation Conf., June 2004. Google ScholarDigital Library
- A. B. Kahng, C.-H. Park, and X. Xu. Fast Dual-Graph Based Hot-Spot Detection. In Proc. BACUS Symp. on Photomask Technology and Management, 2006.Google Scholar
- T. Kong, H. Leung, V. Raghavan, A. K. Wong, and S. Xu. Model-assisted routing for improved lithography robustness. In Proc. SPIE 6521, 2007.Google ScholarCross Ref
- S.-Y. Kuo. YOR: a yield-optimizing routing algorithm by minimizing critical areas and vias. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 12(9): 1303--1311, Sep 1993.Google ScholarDigital Library
- K.-Y. Lee and T.-C. Wang. Post-Routing Redundant Via Insertion for Yield/Reliability Improvement. In Proc. Asia and South Pacific Design Automation Conf., Jan 2006. Google ScholarDigital Library
- L. W. Liebmann. Layout impact of resolution enhancement techniques: impediment or opportunity? In Proc. Int. Symp. on Physical Design, pages 110--117, 2003. Google ScholarDigital Library
- J. Mitra, P. Yu, and D. Z. Pan. RADAR: RET-Aware Detailed Routing Using Fast Lithography Simulations. In Proc. Design Automation Conf., Jun 2005. Google ScholarDigital Library
- D. Muller. Optimizing yield in global routing. In Proc. Int. Conf. on Computer Aided Design, Nov 2006. Google ScholarDigital Library
- C. Spence. Full-chip lithography simulation and design analysis: how OPC is changing IC design. In Proc. SPIE 5751., pages 1--14, 2005.Google ScholarCross Ref
- R. Tian, D. F. Wong, and R. Boone. Model-Based Dummy Feature Placement for Oxide Chemical-Mechanical Polishing Manufacturability. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 20(7): 902--910, Jul 2001. Google ScholarDigital Library
- Y.-R. Wu, M.-C. Tsai, and T.-C. Wang. Maze Routing with OPC Consideration. In Proc. Asia and South Pacific Design Automation Conf., Jan 2005. Google ScholarDigital Library
- G. Xu, L. Huang, D. Z. Pan, and D. F. Wong. Redundant-Via Enhanced Maze Routing for Yield Improvement. In Proc. Asia and South Pacific Design Automation Conf., Jan 2005. Google ScholarDigital Library
- J. Xu, S. Sinha, and C. C. Chiang. Accurate Detection for Process-Hotspots with Vias and Incomplete Specification. In Proc. Int. Conf. on Computer Aided Design, Nov 2007. Google ScholarDigital Library
- H. Yao, S. Sinha, C. Chiang, X. Hong, and Y. Cai. Efficient Process-Hotspot Detection Using Range Pattern Matching. In Proc. Int. Conf. on Computer Aided Design, Nov 2006. Google ScholarDigital Library
- H. Zhou and D. Wong. Crosstalk-Constrained Maze Routing Based on Lagrangian Relaxation. In Proc. IEEE Int. Conf. on Computer Design, Nov 1997. Google ScholarDigital Library
Index Terms
- ELIAD: efficient lithography aware detailed router with compact post-OPC printability prediction
Recommendations
RADAR: RET-aware detailed routing using fast lithography simulations
DAC '05: Proceedings of the 42nd annual Design Automation ConferenceThis paper attempts to reconcile the growing interdependency between nanometer lithography and physical design. We first introduce the concept of lithography hotspots and the edge placement error (EPE) map to measure the overall printability and ...
ELIAD: efficient lithography aware detailed routing algorithm with compact and macro post-OPC printability prediction
In this paper, we present an efficient lithography aware detailed (ELIAD) router to enhance silicon image after optical proximity correction (OPC) in a correct-by-construction manner. We first quantitatively show that a pre-OPC litho-metric is highly ...
Novel full-chip gridless routing considering double-via insertion
DAC '06: Proceedings of the 43rd annual Design Automation ConferenceAs the technology node advances into the nanometer era, via-open defects are one of the dominant failures. To improve via yield and reliability, redundant-via insertion is a highly recommended technique proposed by foundries. Traditionally, double-via ...
Comments