Yi-Hung Wei
Tei-Wei Kuo
ABSTRACT
In recent years, various multi-core architectures have become popular selections for the designs of mobile platforms. With the strong computing demands from many multimedia applications, how to energy-efficiently utilize the computing power of mobile platforms without violations of timing constraints has become a critical design problem. In this paper, a data-partitioning-based approach is proposed to explore the parallelism of multimedia workload processing over multiple cores. Dynamic voltage scaling and dynamic power management strategies are both considered in the dynamic scaling of the computing power of cores and the adjustment of the set of active cores, respectively. The practicability and the energy efficiency of the proposed algorithms were evaluated by a series of experiments and simulations, for which we have encouraging results.
- Advanced Micro Devices. Family 10h AMD Phenom#8482; II Processor Product Data Sheet, 2009.Google Scholar
- M. A. Baker, V. Parameswaran, K. S. Chatha, and B. Li. Power reduction via macroblock prioritization for power aware h.264 video applications. In Proceedings of the 6th International Conference on Hardware/Software Codesign and System Synthesis, pages 261--266, 2008. Google ScholarDigital Library
- A. C. Bavier, A. B. Montz, and L. L. Peterson. Predicting mpeg execution times. In Proceedings of the ACM SIGMETRICS Joint International Conference on Measurement and Modeling of Computer Systems, pages 131--140, 1998. Google ScholarDigital Library
- C.-W. Chen, C.-Y. Yang, T.-W. Kuo, and M.-W. Chang. Energy-efficient real-time co-scheduling of multimedia dsp jobs. In IEEE International Conference on Sensor Networks, Ubiquitous, and Trustworthy Computing, pages 225--232, 2008. Google ScholarDigital Library
- J.-J. Chen, H.-R. Hsu, K.-H. Chuang, C.-L. Yang, A.-C. Pang, and T.-W. Kuo. Multiprocessor energy-efficient scheduling with task migration considerations. In EuroMicro Conference on Real-Time Systems (ECRTS'04), pages 101--108, 2004. Google ScholarDigital Library
- J.-J. Chen, H.-R. Hsu, and T.-W. Kuo. Leakage-aware energy-efficient scheduling of real-time tasks in multiprocessor systems. In IEEE Real-time and Embedded Technology and Applications Symposium (RTAS'06), pages 408--417, 2006. Google ScholarDigital Library
- FFmpeg. http://ffmpeg.org/.Google Scholar
- R. Jejurikar, C. Pereira, and R. Gupta. Leakage aware dynamic voltage scaling for real-time embedded systems. In Proceedings of the Design Automation Conference, pages 275--280, 2004. Google ScholarDigital Library
- T.-J. Lin, C.-N. Liu, S.-Y. Tseng, Y.-H. Chu, and A.-Y. Wu. Overview of itri pac project - from vliw dsp processor to multicore computing platform. In VLSI Design, Automation and Test. (VLSI-DAT'08), pages 188--191, 2008.Google Scholar
- H. Shikano, M. Ito, K. Uchiyama, T. Odaka, A. Hayashi, T. Masuura, M. Mase, J. Shirako, Y. Wada, K. Kimura, and H. Kasahara. Software-cooperative power-efficient heterogeneous multi-core for media processing. In Proceedings of the Conference on Asia South Pacific Design Automation (ASP-DAC'08), pages 736--741, 2008. Google ScholarDigital Library
- Y. Tan, P. Malani, Q. Qiu, and Q. Wu. Workload prediction and dynamic voltage scaling for mpeg decoding. In Proceedings of the Conference on Asia South Pacific Design Automation (ASP-DAC'06), pages 911--916, 2006. Google ScholarDigital Library
- Texas Instruments. TMS320C642x Power Consumption Summary, 2008.Google Scholar
- E. B. V. D. Tol, E. G. T. Jaspers, and R. H. Gelderblom. Mapping of h.264 decoding on a multiprocessor architecture. In Proceedings of the SPIE Conf. Image and Video Communications and Processing, volume 5022, pages 707--718, 2003.Google Scholar
- Y.-H. Wei, C.-Y. Yang, and T.-W. Kuo. Energy-efficient real-time scheduling algorithms for multimedia tasks over multiple cores. Technical report. http://newslab.csie.ntu.edu.tw/techreport/10-0002.pdf.Google Scholar
- T. Wiegand, G. Sullivan, G. Bjontegaard, and A. Luthra. Overview of the h.264/avc video coding standard. IEEE Transactions on Circuits and Systems for Video Technology, 13(7):560--576, July 2003. Google ScholarDigital Library
Index Terms
- Energy-efficient real-time scheduling of multimedia tasks on multi-core processors
Recommendations
Energy-Saving DVFS Scheduling of Multiple Periodic Real-Time Tasks on Multi-core Processors
DS-RT '09: Proceedings of the 2009 13th IEEE/ACM International Symposium on Distributed Simulation and Real Time ApplicationsThis paper addresses an energy-saving scheduling scheme of periodic real-time tasks with the capability of dynamic voltage and frequency scaling, on the lightly loaded multi-core platform containing more processing cores than running tasks. First, it is ...
TL-plane-based multi-core energy-efficient real-time scheduling algorithm for sporadic tasks
Special Issue on High-Performance Embedded Architectures and CompilersAs the energy consumption of multi-core systems becomes increasingly prominent, it's a challenge to design an energy-efficient real-time scheduling algorithm in multi-core systems for reducing the system energy consumption while guaranteeing the ...
Energy efficient scheduling of real-time tasks on multi-core processors with voltage islands
This paper studies energy efficient scheduling of periodic real-time tasks on multi-core processors with voltage islands, in which cores are partitioned into multiple blocks (termed voltage islands) and each block has its own power source to supply ...
Comments