skip to main content
10.1145/1999946.1999975acmconferencesArticle/Chapter ViewAbstractPublication PagesnocsConference Proceedingsconference-collections
research-article

Design of multi-channel wireless NoC to improve on-chip communication capacity

Published:01 May 2011Publication History

ABSTRACT

Many-core chip design has become a popular means to sustain the exponential growth of chip-level computing performance. The main advantage lies in the exploitation of parallelism, distributively and massively. Consequently, the on-chip communication fabric becomes the performance determinant. In the meantime, the introduction of Ultra-Wideband (UWB) interconnect brings in the new opportunity for giga-bps communication bandwidth, milliwatts communication power, and low cost implementation for millimeter range on-chip communication for future chip generations. In this paper, we study multi-channel wireless Network-on-Chip (McWiNoC) with ultra-short RF/wireless links for multi-hop communication. We first present the benefit of high bandwidth, low latency and flexible topology configurations provided by this new on-chip interconnection network. We then propose a distributed and deadlock-free location based routing scheme. We further design an efficient channel arbitration scheme to grant multi-channel access. With a few representative synthetic traffic patterns and SPLASH-II benchmarks, we demonstrate that McWiNoC can achieve 23.3% average performance improvement and 65.3% average end-to-end latency reduction over a baseline NoC of 8 x 8 metal wired mesh.

References

  1. Intel Corp., "Single-chip cloud computer," 2010. {Online}. Available: http://techresearch.intel.com/ProjectDetails.aspx?Id=1Google ScholarGoogle Scholar
  2. Tilera Corp., "Manycore without boundaries," 2010. {Online}. Available: http://www.tilera.com/products/processorsGoogle ScholarGoogle Scholar
  3. "International technology roadmap for semiconductors, 2005 edition," 2005, http://www.itrs.net/Links/2005ITRS/Home2005.htm.Google ScholarGoogle Scholar
  4. J. D. Meindl, J. Davis, P. Zarkesh-Ha, C. Patel, K. Martin, and P. Kohl, "Interconnect opportunities for gigascale integration," IBM Journal of Research and Devices, vol. 46, no. 2/3, pp. 245--263, 2002. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. M.-G. D. Benedetto and G. Giancola, Understanding Ultra Wide Band Radio Fundamentals. Prentice Hall, 2004.Google ScholarGoogle Scholar
  6. F. Troesch, C. Steiner, T. Zasowski, T. Burger, and A. Wittneben, "Hardware aware optimization of an ultra low power UWB communication system," in IEEE Intern. Conf. on Ultra-Wideband, Sept. 2007, p. 174âĂŞ179.Google ScholarGoogle Scholar
  7. M.-C. F. Chang, V. Roychowdhury, L. Zhang, H. Shin, and Y. Qian, "RF/wireless interconnect for inter- and intra-chip communications," Proceedings of The IEEE, vol. 89, no. 4, pp. 456--466, April 2001.Google ScholarGoogle ScholarCross RefCross Ref
  8. B. A. Floyd, C.-M. Hung, and K. K. O., "Intra-chip wireless interconnect for clock distribution implemented with integrated antennas, receivers, and transmitters," IEEE Journal of Solid-State Circuits, vol. 37, no. 5, pp. 543--552, May 2002.Google ScholarGoogle ScholarCross RefCross Ref
  9. K. Kimoto and T. Kikkawa, "Transmission characteristics of gaussian monocycle pulses for inter-chip wireless interconnections using integrated antennas," Japanese Journal of Applied Physics, vol. 44, no. 4B, pp. 2761--2765, 2005.Google ScholarGoogle ScholarCross RefCross Ref
  10. T. Kikkawa, P. K. Saha, N. Sasaki, and K. Kimoto, "Gaussian monocycle pulse transmitter using 0.18μm cmos technology with on-chip integrated antennas for inter-chip uwb communication," IEEE Journal of Solid-State Circuits, vol. 43, no. 5, pp. 1303--1312, May 2008.Google ScholarGoogle ScholarCross RefCross Ref
  11. W. M. N. Sasaki, K. Kimoto and T. Kikkawa, "A single-chip ultra-wideband receiver with silicon integrated antennas for inter-chip wireless interconnection," IEEE Journal of Solid-State Circuits, vol. 44, no. 2, pp. 382--393, February 2009.Google ScholarGoogle ScholarCross RefCross Ref
  12. K. Kawasaki, Y. Akiyama, K. Komori, M. Uno, H. Takeuchi, T. Itagaki, Y. Hino, Y. Kawasaki, K. Ito, and A. Hajimiri, "A millimeter-wave intra-connect solution," in Digest of International Solid-State Circuits Conference, 2010, pp. 413--415.Google ScholarGoogle Scholar
  13. I. Stojmenovic, "Position based routing in ad hoc networks," IEEE Communications Magazine, vol. 40, no. 7, pp. 128--134, 2002. Google ScholarGoogle ScholarDigital LibraryDigital Library
  14. M. Win and R. Scholtz, "Comparisons of analog and digital impulse radio for wireless multiple-access communications," in Proceedings of IEEE International Conference on Towards the Knowledge Millennium, 1997, pp. 91--95.Google ScholarGoogle Scholar
  15. E. Sousa and J. Silvester, "Spreading code protocols for distributed spread-spectrum packet radio networks," IEEE Transactions on Communications, vol. 36, no. 3, pp. 272--281, March 1988.Google ScholarGoogle ScholarCross RefCross Ref
  16. T. R. Jensen and B. Toft, Graph Coloring Problems. Wiley Interscience, 1995.Google ScholarGoogle Scholar
  17. R. Wu, Y. Wang, and D. Zhao, "A low-cost deadlock-free design of minimal-table rerouted xy-routing for irregular wireless nocs," in Proceedings of the 4th ACM/IEEE International Symposium on Networks-on-Chip, 2010, pp. 199--206. Google ScholarGoogle ScholarDigital LibraryDigital Library
  18. S. Woo, M. Ohara, E. Torrie, J. Singh, and A. Gupta, "The plash-2 programs: Characterization and methodological considerations," in Proceedings of International Symposium on Computer Architecture, 1995, pp. 24--36. Google ScholarGoogle ScholarDigital LibraryDigital Library
  19. C. Hughes, V. Pai, P. Ranganathan, and S. Adve, "RSIM: Simulating shared-memory multiprocessors with ILP processors," Computer, vol. 35, no. 2, pp. 40--49, Feb. 2002. Google ScholarGoogle ScholarDigital LibraryDigital Library
  20. D. Zhao and Y. Wang, "SD-MAC: Design and synthesis of a hardware-efficient collision-free qos-aware mac protocol for wireless network-on-chip," IEEE Trans. on Computers, vol. 57, no. 9, pp. 1230--1245, 2008. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. Design of multi-channel wireless NoC to improve on-chip communication capacity

    Recommendations

    Comments

    Login options

    Check if you have access through your login credentials or your institution to get full access on this article.

    Sign in
    • Published in

      cover image ACM Conferences
      NOCS '11: Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip
      May 2011
      282 pages
      ISBN:9781450307208
      DOI:10.1145/1999946

      Copyright © 2011 ACM

      Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

      Publisher

      Association for Computing Machinery

      New York, NY, United States

      Publication History

      • Published: 1 May 2011

      Permissions

      Request permissions about this article.

      Request Permissions

      Check for updates

      Qualifiers

      • research-article

      Acceptance Rates

      Overall Acceptance Rate14of44submissions,32%

    PDF Format

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader