Amlan Ganguly
ABSTRACT
The Network-on-Chip (NoC) paradigm has emerged as a scalable interconnection infrastructure for modern multi-core chips. However, with growing levels of integration, the traditional NoCs suffer from high latency and energy dissipation in on-chip data transfer due to conventional metal/dielectric based interconnects. Three-dimensional integration, on-chip photonic, RF and wireless links have been proposed as radical low-power and low-latency alternatives to the conventional planar wire-based designs. Wireless NoCs with Carbon Nanotube (CNT) antennas are shown to outperform traditional wire based NoCs by several orders of magnitude in power dissipation and latency. However such transformative technologies will be prone to high levels of faults and failures due to various issues related to manufacturing and integration. On the other hand, several naturally occurring complex networks such as colonies of microbes and the internet are known to be inherently fault-tolerant against high rates of failures and harsh environments. This paper proposes to adopt such complex network based architectures to minimize the effect of wireless link failures on the performance of the NoC. Through cycle accurate simulations it is shown that the wireless NoC architectures inspired by natural complex networks perform better than their conventional wired counterparts even in the presence of a high degree of faults.
- L. Benini and G. D. Micheli, "Networks on Chips: A New SoC Paradigm," IEEE Computer, Vol. 35, Issue 1, January 2002, pp. 70--78. Google Scholar
Digital Library
- U. Ogras and R. Marculescu, "It's a Small World After All: NoC Performance Optimization Via Long-Range Link Insertion", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 14, No. 7, July 2006, pp. 693--706. Google ScholarDigital Library
- V. F. Pavlidis and E. G. Friedman, "3-D Topologies for Networks-on-Chip," IEEE Transactions on Very Large Scale Integration (VLSI), Vol. 15, Issue 10, October 2007, pp. 1081--1090. Google ScholarDigital Library
- A. Shacham et al., "Photonic Network-on-Chip for Future Generations of Chip Multi-Processors," IEEE Transactions on Computers, Vol. 57, no. 9, 2008, pp. 1246--1260. Google ScholarDigital Library
- M. F. Chang et al., "CMP Network-on-Chip Overlaid With MultiBand RF-Interconnect," Proc. of IEEE International Symposium on High-Performance Computer Architecture (HPCA), 16--20 February, 2008, pp. 191--202.Google Scholar
- R. Albert, et al., "Error and Attack Tolerance of Complex Networks", Nature, Vol. 406, July 2000, pp. 378--382.Google ScholarCross Ref
- T. Peterman and P. D. L. Rios, "Spatial small-world networks: a wiring cost perspective", e-print arXiv:cond-mat/0501420.Google Scholar
- D. J. Watts and S. H. Strogatz, "Collective dynamics of 'small-world' networks," Nature 393, pp. 440--442, 1998.Google ScholarCross Ref
- A. Kumar et al., "Toward Ideal On-Chip Communication Using Express Virtual Channels," IEEE Micro, Vol. 28, Issue 1, January-February 2008, pp. 80--90 Google ScholarDigital Library
- D. Zhao and Y. Wang, "SD-MAC: Design and Synthesis of A Hardware-Efficient Collision-Free QoS-Aware MAC Protocol for Wireless Network-on-Chip," IEEE Transactions on Computers, vol. 57, no. 9, September 2008, pp. 1230--1245. Google ScholarDigital Library
- S. B. Lee et al., "A Scalable Micro Wireless Interconnect Structure for CMPs", Proceedings of ACM Annual International Conference on Mobile Computing and Networking (MobiCom), 20--25 September, 2009. Google ScholarDigital Library
- K. Kempa, et al., "Carbon Nanotubes as Optical Antennae," Advanced Materials, vol. 19, 2007, pp. 421--426.Google ScholarCross Ref
- A. Ganguly, et al., "Scalable Hybrid Wireless Network-on-Chip Architectures for Multi-Core Systems", IEEE Transactions on Computers (TC), August, 2010, DOI: http://www.computer.org/portal/web/csdl/doi/10.1109/TC.2010.176. Google ScholarDigital Library
- P. Bogdan and Radu Marculescu, "Quantum-Like Effects in Network-on-Chip Buffers Behavior," Proc. of IEEE Design Automation Conference, DAC, 4--8 June, 2007, pp. 266--267. Google ScholarDigital Library
- J. Lin et al., "Communication Using Antennas Fabricated in Silicon Integrated Circuits," IEEE Journal of Solid-State Circuits, vol. 42, no. 8, August 2007, pp. 1678--1687.Google ScholarCross Ref
- G. W. Hanson, "On the Applicability of the Surface Impedance Integral Equation for Optical and Near Infrared Copper Dipole Antennas," IEEE Transactions on Antennas and Propagation, vol. 54, no. 12, December 2006, pp. 3677--3685.Google ScholarCross Ref
- P. J. Burke et al., "Quantitative Theory of Nanowire and Nanotube Antenna Performance," IEEE Transactions on Nanotechnology, Vol. 5, No. 4, July 2006, pp. 314--334. Google ScholarDigital Library
- Y. Huang et al., "Performance Prediction of Carbon Nanotube Bundle Dipole Antennas," IEEE Transactions on Nanotechnology, Vol. 7, No. 3, May 2008, pp. 331--337. Google ScholarDigital Library
- T. S. Marinis, et. al., "Wafer level vacuum packaging of MEMS sensors," Proc. of Electronic Components and Technology Conference, 2005. 31 May-3 June 2005, Vol. 2, pp. 1081--1088.Google Scholar
- Y. Zhou et al., "Design and Fabrication of Microheaters for Localized Carbon Nanotube Growth, Proc. of IEEE conference on Nanotechnology, 2008, pp. 452--455.Google Scholar
- B. G. Lee et al., "Ultrahigh-Bandwidth Silicon Photonic Nanowire Waveguides for On-Chip Networks," IEEE Photonics Technology Letters, vol. 20, no. 6, Mar. 2008, pp. 398--400.Google ScholarCross Ref
- W. M. J. Green et. al., "Ultra-compact, low RF power, 10Gb/s silicon Mach-Zehnder modulator," Optics Express, Vol. 15, No. 25, pp. 17106--17113.Google Scholar
- A. Ismail and A. Abidi, "A 3 to 10GHz LNA Using a Wideband LC-ladder Matching Network," Proc. of IEEE International Solid-State Circuits Conference, 15--19 February, 2004, pp. 384--534.Google Scholar
Index Terms
- Complex network inspired fault-tolerant NoC architectures with wireless links
Recommendations
Complex network-enabled robust wireless network-on-chip architectures
The Network-on-Chip (NoC) paradigm has emerged as a scalable interconnection infrastructure for modern multicore chips. However, with growing levels of integration, the traditional NoCs suffer from high latency and energy dissipation in on-chip data ...
Performance evaluation and design trade-offs for wireless network-on-chip architectures
Massive levels of integration are making modern multicore chips all pervasive in several domains. High performance, robustness, and energy-efficiency are crucial for the widespread adoption of such platforms. Networks-on-Chip (NoCs) have emerged as ...
Dual-Level DVFS-Enabled Millimeter-Wave Wireless NoC Architectures
Wireless Network-on-Chip (WiNoC) has emerged as an enabling technology to design low power and high bandwidth massive multicore chips. WiNoCs based on small-world network architecture and designed with incorporating millimeter (mm)-wave on-chip wireless ...
Comments