Kyle Kelley
Megan Wachs
Mark Horowitz
ABSTRACT
Hardware modules would be much easier to reuse if they supported generic flexible high-level interfaces. However, these interfaces are rarely used since they lead to timing and area overheads compared to a customized design. This paper describes a reachability analysis framework that identifies over-provisioning in instances of flexible design, and offers a technique for annotating this information so that modern synthesis tools can remove most of the overhead. Results are demonstrated on a variety of flexible structures, including functional blocks, programmable state machines, and latency-insensitive interfaces.
- Tensilica automates architecture exploration. IEEE Review, 50(7):14, july 2004.Google Scholar
- A. V. Aho, M. S. Lam, R. Sethi, and J. D. Ullman. Compilers: Principles, Techniques, Tools. Addison-Wesley, 2nd edition, 2007. Google ScholarDigital Library
- H. Cho, G. D. Hachtel, E. Macii, B. Plessier, and F. Somenzi. Algorithms for approximate fsm traversal. In Proceedings of the 30th international Design Automation Conference, DAC '93, pages 25--30, New York, NY, USA, 1993. ACM. Google ScholarDigital Library
- D. L. Dill. The Murphi verification system. In Computer Aided Verification. 8th International Conference, pages 390--393. Springer-Verlag, 1996. Google ScholarDigital Library
- A. Firoozshahian, A. Solomatnikov, O. Shacham, Z. Asgar, S. Richardson, C. Kozyrakis, and M. Horowitz. A Memory System Design Framework: Creating Smart Memories. In ISCA '09: Proc. 36th Annual International Symposium on Computer Architecture, 2009. Google ScholarDigital Library
- K. Kelley, M. Wachs, A. Danowitz, J. P. Stevenson, S. Richardson, and M. Horowitz. Intermediate representations for controllers in chip generators. In DATE '11: Proc. Conf. on Design, Automation and Test in Europe, March 2011.Google ScholarCross Ref
- A. Mishchenko, M. Case, R. Brayton, and S. Jang. Scalable and scalably-verifiable sequential synthesis. In Proc. 2008 IEEE/ACM Int'l Conf on Computer-Aided Design, ICCAD '08, pages 234--241, 2008. Google ScholarDigital Library
- R. Nikhil. Bluespec system verilog: efficient, correct rtl from high level specifications. In Formal Methods and Models for Co-Design, 2004. MEMOCODE '04. Proceedings. Second ACM and IEEE International Conference on, pages 69--70, june 2004.Google ScholarDigital Library
- D. Stoffel, M. Wedler, P. Warkentin, and W. Kunz. Structural fsm traversal. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 23(5):598--619, May 2004. Google ScholarDigital Library
Index Terms
- Removing overhead from high-level interfaces
Recommendations
PACT HDL: a C compiler targeting ASICs and FPGAs with power and performance optimizations
CASES '02: Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systemsChip fabrication technology continues to plunge deeper into sub-micron levels requiring hardware designers to utilize ever-increasing amounts of logic and shorten design time. Toward that end, high-level languages such as C/C++ are becoming popular for ...
Integrating HDL Synthesis and Partitioning for Multi-FPGA Designs
This paper presents a study on the interaction between HDL synthesis and partitioning for multi-FPGA designs with varying structural characteristics and HDL coding styles. We propose an integrated synthesis and partitioning methodology for multi-FPGA ...
High-level design and validation of the BlueSPARC multithreaded processor
Special section on the ACM IEEE international conference on formal methods and models for codesign (MEMOCODE) 2009This paper presents our experiences in using high-level methods to design and validate a 16-way multithreaded microprocessor called BlueSPARC. BlueSPARC is an in-order, high-throughput processor supporting complex features such as privileged-mode ...
Comments