Jayanand Asok Kumar
ABSTRACT
In present day technology, the design of reliable systems must factor in temporal degradation due to aging effects such as Negative Bias Temperature Instability (NBTI). In this paper, we present a methodology to estimate delay degradation early at the Register Transfer Level (RTL). We statically analyze the RTL source code to determine signal correlations. We then determine probability distributions of RTL signals formally by using probabilistic model checking. Finally, we propagate these signal probabilities through delay macromodels and estimate the delay degradation. We demonstrate our methodology on several benchmarks RTL designs. We estimate the degradation with <10% error and up to 18.2x speedup in runtime as compared to estimation using gate-level simulations.
- M. A. Alam and S. Mahapatra, "A comprehensive model of PMOS NBTI degradation," Microelectronics Reliability, vol. 45, no. 1, pp. 71--81, 2005.Google Scholar
Cross Ref
- B. C. Paul, K. Kang, H. Kufluoglu, M. A. Alam, and K. Roy, "Temporal performance degradation under NBTI: Estimation and design for improved reliability of nanoscale circuits," in Proc. of DATE'06, 2006, pp. 780--785. Google ScholarDigital Library
- S. Borkar, "Designing reliable systems from unreliable components: The challenges of transistor variability and degradation," IEEE Micro, vol. 25, pp. 10--16, 2005. Google ScholarDigital Library
- W. Wang, S. Yang, S. Bhardwaj, R. Vattikonda, S. Vrudhula, F. Liu, and Y. Cao, "The impact of NBTI on the performance of combinational and sequential circuits," in Proc. of DAC'07, 2007, pp. 364--369. Google ScholarDigital Library
- M. DeBole, K. Ramakrishnan, V. Balakrishnan, W. Wang, H. Luo, Y. Wang, Y. Xie, Y. Cao, and N. Vijaykrishnan, "A framework for estimating NBTI degradation of microarchitectural components," in Proc. of ASP-DAC'09, 2009, pp. 455--460. Google ScholarDigital Library
- S. Kumar, C. Kim, and S. Sapatnekar, "NBTI-aware synthesis of digital circuits," in Proc. of DAC'07, 2007, pp. 370--375. Google ScholarDigital Library
- J. Abella, X. Vera, and A. Gonzalez, "Penelope: The NBTI-aware processor," in Proc. of MICRO'07, 2007, pp. 85--96. Google ScholarDigital Library
- S. Sambamurthy, J. Abraham, R. Tupuri, and S. Raghuram, "A robust top-down dynamic power estimation methodology for delay constrained register transfer level sequential circuits," in Proc. of VLSID'08, 2008, pp. 521--526. Google ScholarDigital Library
- M. Mitzenmacher and E. Upfal, Probability and Computing: Randomized Algorithms and Probabilistic Analysis, 2005. Google ScholarDigital Library
- M. Kwiatkowska, G. Norman, and D. Parker, "PRISM 2.0: A tool for probabilistic model checking," in Proc. of QEST'04, 2004, pp. 322--323. Google ScholarDigital Library
- J. A. Kumar and S. Vasudevan, "Automatic compositional reasoning for probabilistic model checking of hardware designs," in Proc. of QEST'10, 2010, pp. 143--152. Google ScholarDigital Library
- "Predictive technology model," Device Group at Arizona State University, Available at www.eas.asu.edu/~ptm.Google Scholar
- S. V. Kumar, "Reliability-Aware And Variation-Aware CAD Techniques," Ph.D. dissertation, University of Minnesota, 2009.Google Scholar
- P. R. Panda and N. D. Dutt, "1995 high level synthesis design repository," in ISSS, 1995, pp. 170--174, available at http://ftp.ics.uci.edu/pub/hlsynth/. Google ScholarDigital Library
- Y. Wang, X. Chen, W. Wang, V. Balakrishnan, Y. Cao, Y. Xie, and H. Yang, "On the efficacy of input vector control to mitigate NBTI effects and leakage power," in Proc. of ISQED'09, 2009, pp. 19--26. Google ScholarDigital Library
- "Cadence RelXpert Manual," www.cadence.com.Google Scholar
Index Terms
- Early prediction of NBTI effects using RTL source code analysis
Recommendations
Analysis and mitigation of NBTI-induced performance degradation for power-gated circuits
ISLPED '11: Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and designDevice aging, which causes significant loss on circuit performance and lifetime, has been a main factor in reliability degradation of nanoscale designs. Aggressive technology scaling trends, such as thinner gate oxide without proportional downscaling of ...
TG-based technique for NBTI degradation and leakage optimization
ISLPED '11: Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and designAbstract NBTI (Negative Bias Temperature Instability), which can degrade the switching speed of PMOS transistors, has become a major reliability challenge. Meanwhile, reducing leakage consumption has become major design goals. In this paper, we propose ...
Design and Simulation for NBTI Aware Logic Gates
AbstractReliability of the electronic circuits is one of the most prominent factor in the development of very large-scale integration (VLSI) industry. Huge demand for compact size and high performance of electronic devices leads the excessive scaling of ...
Comments