Hua-Yu Chang
ABSTRACT
Due to the rapidly increasing design complexity in modern IC designs, metal-only engineering change order (ECO) becomes inevitable to achieve design closure with a low respin cost. Traditionally, preplaced redundant standard cells are regarded as spare cells. However, these cells are limited by predefined functionalities and locations, and they always consume leakage power despite their inputs are tied off. To overcome the inflexibility and power overhead, a new type of spare cells, metal-configurable gate-array spare cells, are considered. Therefore, in this paper, we address a new ECO problem: Timing ECO optimization using metal-configurable gate-array spare cells. We first study the properties for this new ECO problem, propose a new metric, aliveness, to model the capability of a spare gate array, and then develop a timing ECO optimization framework based on aliveness, routability, and timing satisfaction. Experimental results show that our approach delivers superior efficiency and effectiveness.
- A. Balasinski. Optimization of sub-100-nm designs for mask cost reduction. SPIE JM3, vol. 3 no. 2, pp. 322--331, Apr. 2004.Google Scholar
- K.-H. Ho et al. ECO timing optimization using spare cells and technology remapping. IEEE TCAD, vol. 29, no. 5, pp. 697--710, May 2010. Google ScholarDigital Library
- S.-Y. Fang et al. Redundant-wires-aware ECO timing and mask-cost optimization. In Proc. ICCAD, pp. 381--386, Nov. 2010. Google ScholarDigital Library
- K.-H. Ho et al. TRECO: dynamic technology remapping for timing engineering change orders. In Proc. ASP-DAC, pp. 331--336, Jan. 2010. Google ScholarDigital Library
- Y.-M. Kuo et al. Engineering change using spare cells with constant insertion. In Proc. ICCAD, pp. 544--547, Nov. 2007. Google ScholarDigital Library
- N. Modi and M. Marek-Sadowska. ECO-map: technology remapping for post-mask ECO using simulated annealing. In Proc. ICCD, pp. 652--657, Oct. 2008.Google ScholarCross Ref
- I. H.-R. Jiang et al. Matching-based minimum-cost spare cell selection for design changes. In Proc. DAC, pp. 408--411, Jul. 2009. Google ScholarDigital Library
- S.-L. Huang et al. A robust ECO engine by resource-constraint-aware technology mapping and incremental routing optimization. In Proc. ASP-DAC, pp. 382--387, Jan. 2011. Google ScholarDigital Library
- C.-P. Lu et al. A metal only-ECO solver for input slew and output loading violations. In Proc. ISPD, pp. 191--198, Mar. 2009. Google ScholarDigital Library
- H.-Y. Chang et al. Simultaneous functional and timing ECO. In Proc. DAC, pp. 140--145, Jun. 2011. Google ScholarDigital Library
- H.-Y. Chang et al. Timing ECO optimization via Bézier curve smoothing and fixability identification. In Proc. ICCAD, pp. 742--746, Nov. 2011. Google ScholarDigital Library
- K.-C. Wu and Y.-W. Tsai. Structured ASIC, evolution or revolution? In Proc. ISPD, pp. 103--106, Apr. 2004. Google ScholarDigital Library
- T. Petit, STMicroelectronics. Important ECOs implementation using gate-array-like mask configurable cells. Cadence CDNLive! EMEA User Conference, May 2011.Google Scholar
- ARM Artisan Physical IP. SC12 Standard Cell Library ECO Kit, High Performance (TSMC 40nm G).Google Scholar
- L. Ciccarelli et al. Base cell for engineering change order (ECO) implementation. US Patent US 2010/0164547 A1, Jul. 2010.Google Scholar
- L.-C. Tien. Method for reducing layers revision in engineering change order. US Patent 7137094 B2, Nov. 2006.Google Scholar
- G. S. Tsapepas et al. Spare gate array cell distribution analysis. US Patent 7676776 B2, March 2010.Google Scholar
- H.-T. Chen et al. New spare cell design for IR drop minimization in engineering change order. In Proc. DAC, pp. 402--407, Jul. 2009. Google ScholarDigital Library
- Liberty: The EDA library modeling standard. http://www.opensourceliberty.org/.Google Scholar
- C. Chu and Y.-C. Wong. FLUTE: Fast lookup table-based rectilinear Steiner minimal tree algorithm for VLSI Design. IEEE TCAD, vol. 27, no. 1, pp. 70--83, Jan. 2008. Google ScholarDigital Library
- A. Guttman. R-trees: A dynamic index structure for spatial searching. In Proc. SIGMOD, pp. 47--57, Jun. 1984. Google ScholarDigital Library
- H.-K. Hsu et al. Novel routability-driven analytical placement for mixed-size circuit designs. In Proc. ICCAD, pp. 80--84, Nov. 2011. Google ScholarDigital Library
- IBM ILOG CPLEX Optimizer. http://www.ilog.com/products/cplex/.Google Scholar
Index Terms
- Timing ECO optimization using metal-configurable gate-array spare cells
Recommendations
Functional ECO Using Metal-Configurable Gate-Array Spare Cells
DAC '14: Proceedings of the 51st Annual Design Automation ConferenceMetal-configurable gate-array spare cells, which have versatile functionality, are developed to overcome the inflexibility of standard spare cells used in conventional metal-only engineering change order (ECO). In this paper, we focus on functional ECO ...
Simultaneous functional and timing ECO
DAC '11: Proceedings of the 48th Design Automation ConferenceMetal-only ECO is prevalent at design houses to perform incremental design changes to resolve last found functional and/or timing failures. However, it is hard to perform mixed functional and timing changes manually. Prior endeavors focus on functional ...
ECO Optimization Using Metal-Configurable Gate-Array Spare Cells
Due to the rapidly increasing design complexity in modern IC designs, metal-only engineering change order (ECO) becomes inevitable to achieve design closure with a low respin cost. Traditionally, preplaced redundant standard cells are regarded as spare ...
Comments