Niranjan Kulkarni
ABSTRACT
This paper describes the design of a standard cell library of differential mode threshold gates, referred to as a Threshold Logic Latch or TLL, and new threshold function identification and decomposition methods to map a conventional logic network consisting of logic gates and flipflops, into a hybrid network that consists of both TLLs and conventional logic gates. After logic synthesis and physical design (placement and routing) using a commercial 65nm LP (low power) library, and commercial design tools, the hybrid circuits are shown to have up to 35% less dynamic power, about 50% less leakage power and around 37% less area when compared to the corresponding conventional design operated at the same (peak) frequency.
- V. Beiu, J. M. Quintana, and M. J. Avedillo. VLSI Implementations of Threshold Logic - A Comprehensive Survey. IEEE Trans. Neural Networks, 14: 1217--1243, 2003. Google Scholar
Digital Library
- E. Blair and C. Lent. Quantum-Dot Cellular Automata: an Architecture for Molecular Computing. In Simulation of Semiconductor Processes and Devices, 2003. SISPAD 2003. International Conference on, pages 14--18, Sep 2003.Google ScholarCross Ref
- D. Eppstein. Small Maximal Independent Sets and Faster Exact Graph Coloring. In Proceedings of the 7th International Workshop on Algorithms and Data Structures, WADS '01, pages 462--470, London, UK, 2001. Springer-Verlag. Google ScholarDigital Library
- T. Gowda, S. Vrudhula, and N. Kulkarni. Identification of threshold functions and synthesis of threshold networks. IEEE Transactions on Computer-Aided Design (TCAD), 30(5): 665--677, May 2011. Google ScholarDigital Library
- P. S. Jian, G. Haddad, P. Mazumder, and J. Schulman. Resonant Tunneling Diodes: Models and Properties. Proceedings of the IEEE, 86(4): 641--660, Apr. 1998.Google Scholar
- D. Kagaris and S. Tragoudas. Maximum Weighted Independent Sets on Transitive Graphs and Applications. Integr. VLSI J., 27: 77--86, January 1999. Google ScholarDigital Library
- Y.-T. Lai, M. Pedram, and S. B. K. Vrudhula. Bdd based decomposition of logic functions with application to fpga synthesis. In Proceedings of the 30th international Design Automation Conference, DAC '93, pages 642--647, New York, NY, USA, 1993. ACM. Google ScholarDigital Library
- S. Muroga. Threshold Logic and its Applications. Wiley-Interscience New York, 1971.Google Scholar
- M. Padure, S. Cotofana, C. Dan, M. Bodea, and S. Vassiliadis. A new Latch-based Threshold Logic Family. In CAS 2001 Proceedings. International Semiconductor Conference, 2001., volume 2, pages 531--534 vol. 2, Oct. 2001.Google ScholarCross Ref
- L. Samuel, B. Krzysztof, and S. Vrudhula. Design of a robust, high performance standard cell threshold logic family for deep sub-micron technology. In Proceedings of the IEEE International Conference on Microelectronics, Cairo, Egypt, Dec. 19--22 2010.Google Scholar
- R. Strandberg and J. Yuan. Single Input Current-Sensing Differential Logic (SCSDL). In Proceedings. ISCAS 2000 Geneva. The IEEE International Symposium on Circuits and Systems, 2000., volume 1, pages 764--767 vol. 1, 2000.Google ScholarCross Ref
- R. Zhang, P. Gupta, L. Zhong, and N. K. Jha. Synthesis and Optimization of Threshold Logic Networks with Application to Nanotechnologies. In Proceedings of the Conference on Design, Automation and Test in Europe - Volume 2, DATE '04, pages 20904--, Washington, DC, USA, 2004. IEEE Computer Society. Google ScholarDigital Library
Index Terms
- Minimizing area and power of sequential CMOS circuits using threshold decomposition
Recommendations
Decomposition and technology mapping of speed-independent circuits using Boolean relations
ICCAD '97: Proceedings of the 1997 IEEE/ACM international conference on Computer-aided designPresents a new technique for the decomposition and technology mapping of speed-independent circuits. An initial circuit implementation is obtained in the form of a netlist of complex gates, which may not be available in the design library. The proposed ...
Design of reversible sequential circuits optimizing quantum cost, delay, and garbage outputs
Reversible logic has shown potential to have extensive applications in emerging technologies such as quantum computing, optical computing, quantum dot cellular automata as well as ultra low power VLSI circuits. Recently, several researchers have focused ...
Threshold Logic Computing: Memristive-CMOS Circuits for Fast Fourier Transform and Vedic Multiplication
Brain-inspired circuits can provide an alternative solution to implement computing architectures taking advantage of fault tolerance and generalization ability of logic gates. In this brief, we advance over the memristive threshold circuit configuration ...
Comments