skip to main content
10.1145/2516821.2516830acmotherconferencesArticle/Chapter ViewAbstractPublication PagesrtnsConference Proceedingsconference-collections
research-article

Energy-aware design of secure multi-mode real-time embedded systems with FPGA co-processors

Published:16 October 2013Publication History

ABSTRACT

We approach the emerging area of energy efficient, secure real-time embedded systems design. Many modern embedded systems have to fulfill strict security constraints and are often required to meet stringent deadlines in different operation modes, where the number and nature of active tasks vary (dynamic task sets). In this context, the use of dynamic voltage/frequency scaling (DVFS) techniques and onboard field-programmable gate array (FPGA) co-processors offer new dimensions for energy savings and performance enhancement. We propose a novel design framework that provides the best security protection consuming the minimal energy for all operation modes of a system. Extensive experiments demonstrate the efficiency of our techniques.

References

  1. M. Bao et al. On-line Thermal Aware Dynamic Voltage Scaling for Energy Optimization with Frequency/Temperature Dependency Consideration. Design Automation Conference, 2009. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. K. Deb et al. A Fast and Elitist Multiobjective Genetic Algorithm: NSGA-II. Evolutionary Computation, 6:182--197, 2002. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. C. Huang and F. Vahid. Dynamic Coprocessor Management for FPGA-Enhanced Compute Platforms. Intl. Conf. on Compilers, Architecture, and Synthesis for Embedded Systems, 2008. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. C.-M. Hung et al. Energy-Efficient Real-Time Task Scheduling for a DVS System with a Non-DVS Processing Element. Real-Time Systems Symposium, 2006. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. O. Hyncica et al. Performance Evaluation of Symmetric Cryptography in Embedded Systems. International Conference on Intelligent Data Acquisition and Advanced Computing Systems, 2011.Google ScholarGoogle Scholar
  6. R. Jejurikar et al. Leakage Aware Dynamic Voltage Scaling for Real-Time Embedded Systems. Design Automation Conference, 2004. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. K. Jiang et al. Co-Design Techniques for Distributed Real-Time Embedded Systems with Communication Security Constraints. Design, Automation and Test in Europe, 2012. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. K. Jiang et al. Optimization of Secure Embedded Systems with Dynamic Task Sets. Design, Automation and Test in Europe, 2013. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. L. Knudsen and W. Meier. Correlations in RC6 with a Reduced Number of Rounds. Fast Software Encryption, 2001. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. M. Koester et al. Design Optimizations for Tiled Partially Reconfigurable Systems. IEEE Trans. on Very Large Scale Integration (VLSI) Systems, 19(6): 1048--1061, 2011. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. A. Lifa et al. Dynamic Configuration Prefetching Based on Piecewise Linear Prediction. Design, Automation and Test in Europe, 2013. Google ScholarGoogle ScholarDigital LibraryDigital Library
  12. M. Lin et al. Static Security Optimization for Real-Time Systems. IEEE Trans. on Industrial Informatics (II), 22--37, 2009.Google ScholarGoogle ScholarCross RefCross Ref
  13. S. Martin et al. Combined Dynamic Voltage Scaling and Adaptive Body Biasing for Lower Power Microprocessors under Dynamic Workloads. Intl. Conf. on Computer-Aided Design, 2002. Google ScholarGoogle ScholarDigital LibraryDigital Library
  14. J. Mu and R. Lysecky. Autonomous Hardware/Software Partitioning and Voltage/Frequency Scaling for Low-Power Embedded Systems. ACM Trans. on Design Automation of Electronic Systems (TODAES), 15(1):2:1--2:20, 2009. Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. A. Nabina and J. L. Nunez-Yanez. Adaptive voltage scaling in a dynamically reconfigurable fpga-based platform. ACM Trans. Reconfigurable Technol. Syst., 5 (4):20:1--20:22, Dec. 2012. Google ScholarGoogle ScholarDigital LibraryDigital Library
  16. K. Patel and S. Parameswaran. SHIELD: a Software Hardware Design Methodology for Security and Reliability of MPSoCs. Design Automation Conference, 2008. Google ScholarGoogle ScholarDigital LibraryDigital Library
  17. R. Pellizzoni and M. Caccamo. Adaptive Allocation of Software and Hardware Real-Time Tasks for FPGA-based Embedded Systems. Real-Time and Embedded Technology and Applications Symposium, 2006. Google ScholarGoogle ScholarDigital LibraryDigital Library
  18. M. Platzner et al. Dynamically Reconfigurable Systems. Springer, 2010. Google ScholarGoogle ScholarDigital LibraryDigital Library
  19. S. Ravi et al. Security in Embedded Systems: Design Challenges. ACM Trans. on Embedded Computing Systems (TECS), 3:461--491, 2004. Google ScholarGoogle ScholarDigital LibraryDigital Library
  20. C. Ravishankar et al. FPGA Power Reduction by Guarded Evaluation Considering Logic Architecture. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems (CAD), 31(9):1305--1318, 2012.Google ScholarGoogle ScholarDigital LibraryDigital Library
  21. M. Shafique et al. REMiS: Run-time Energy Minimization Scheme in a Reconfigurable Processor with Dynamic Power-Gated Instruction Set. International Conference on Computer-Aided Design, 2009. Google ScholarGoogle ScholarDigital LibraryDigital Library
  22. L. Shang et al. SLOPES: Hardware/Software Cosynthesis of Low-Power Real-Time Distributed Embedded Systems With Dynamically Reconfigurable FPGAs. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems (CAD), 26(3): 508--526, 2007. Google ScholarGoogle ScholarDigital LibraryDigital Library
  23. T. v. Sydow et al. Quantitative Analysis of Embedded FPGA-Architectures for Arithmetic. Intl. Conf. on Application-specific Systems, Architectures and Processors, 2006. Google ScholarGoogle ScholarDigital LibraryDigital Library
  24. H. Veendrick. Short-Circuit Dissipation of Static CMOS Circuitry and its Impact on the Design of Buffer Circuits. IEEE Journal of Solid-State Circuits (SSC), 19(4):468--473, 1984.Google ScholarGoogle ScholarCross RefCross Ref
  25. Xilinx. XPower Estimator User Guide UG440. 2012.Google ScholarGoogle Scholar
  26. Xilinx. Partial Reconfiguration User Guide UG702. 2012.Google ScholarGoogle Scholar
  27. E. Zitzler and L. Thiele. Multiobjective Optimization Using Evolutionary Algorithms - A Comparative Case Study. Conference on Parallel Problem Solving from Nature (PPSN V), 1998. Google ScholarGoogle ScholarDigital LibraryDigital Library

Recommendations

Comments

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Sign in
  • Published in

    cover image ACM Other conferences
    RTNS '13: Proceedings of the 21st International conference on Real-Time Networks and Systems
    October 2013
    298 pages
    ISBN:9781450320580
    DOI:10.1145/2516821

    Copyright © 2013 ACM

    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    • Published: 16 October 2013

    Permissions

    Request permissions about this article.

    Request Permissions

    Check for updates

    Qualifiers

    • research-article

    Acceptance Rates

    RTNS '13 Paper Acceptance Rate29of62submissions,47%Overall Acceptance Rate119of255submissions,47%

PDF Format

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader