Trevor Pering
ABSTRACT
The reduction of energy consumption in microprocessors can be accomplished without impacting the peak performance through the use of dynamic voltage scaling (DVS). This approach varies the processor voltage under software control to meet dynamically varying performance requirements. This paper presents a foundation for the simulation and analysis of DVS algorithms. These algorithms are applied to a benchmark suite specifically targeted for PDA devices.
- 1.ARM 8 Data-Sheet, Document Number ARM DDI0080C, Advanced RISC Machines Ltd, July 1996.]]Google Scholar
- 2.T. Burd and R. W. Brodersen, "Energy efficient CMOS microprocessor design," Proc. 28th Hawaii Int'l Conf. on System Sciences, Vol. 1, pp. 288-297, jan. 1995.]] Google ScholarDigital Library
- 3.A. Chandrakasan, S. Sheng, R. W. Brodersen, "Lowpower CMOS digital design," IEEE Journal of Solid- State Circuits, Vol. 27, pp. 473-484, Ap. 1992]]Google ScholarCross Ref
- 4.A. Chandrakasan, V. Gutnik, T. Xanthopoulos, "Data Driven Signal Processing: An Approach for Energy Efficient Computing," Proc. 1996 Int'l Symp. on Low Power Electronics and Design, Aug 1996.]] Google ScholarDigital Library
- 5.Y. Endo, Z. Wang, J. B. Chen, and M. Seltzer, "Using Latency to Evaluate Interactive System Performance," Proc. 2nd Symp. on Operating Systems Design and Implementation, Nov. 1996.]] Google ScholarDigital Library
- 6.K. Govil, E. Chan, H. Wasserman, "Comparing Algorithms for Dynamic Speed-Setting of a Low- Power CPU", Proc. 1st Int'l Conference on Mobile Computing and Networla'ng, Nov 1995.]] Google ScholarDigital Library
- 7.C.J. Linbald and D. L. Tennenhouse, "The VuSystem: A Programming System for Compute-intensive Multimedia," IEEE Journal of Sleeted Areas in Communication, 1996.]]Google Scholar
- 8.B. Shneiderman, Designing the User Interface, Addison-Wesley, 1992.]] Google ScholarDigital Library
- 9.M. Weiser, "Some computer science issues in ubiquitous computing," Communications of the ACM, Vol. 36, pp. 74-83, July 1993.]] Google ScholarDigital Library
- 10.M. Weiser, B. Welch, A. Demers, and S. Shenker, "Scheduling for reduced CPU energy," Proc. 1st Syrup. on Operating Systems Design and Implementation, pp. 13-23, Nov. 1994.]] Google ScholarDigital Library
Index Terms
- The simulation and evaluation of dynamic voltage scaling algorithms
Recommendations
The limit of dynamic voltage scaling and insomniac dynamic voltage scaling
Dynamic voltage scaling (DVS) is a popular approach for energy reduction of integrated circuits. Current processors that use DVS typically have an operating voltage range from full to half of the maximum Vdd. However, there is no fundamental reason why ...
Intraprogram dynamic voltage scaling: Bounding opportunities with analytic modeling
Dynamic voltage scaling (DVS) has become an important dynamic power-management technique to save energy. DVS tunes the power-performance tradeoff to the needs of the application. The goal is to minimize energy consumption while meeting performance ...
Joint dynamic voltage scaling and adaptive body biasing for heterogeneous distributed real-time embedded systems
While dynamic power consumption has traditionally been the primary source of power consumption, leakage power is becoming an increasingly important concern as technology feature size continues to shrink. Previous system-level approaches focus on ...
Comments