Taku Ohsawa
ABSTRACT
In merged DRAM/logic LSIs, the DRAM portion could suffer from shorter data retention time because of heat and noise caused by the logic portion. Frequent refreshes increase power consumption. Also, they disturb normal DRAM accesses leading to performance degradation. In order to overcome this problem, we propose several DRAM refresh architectures. The basic idea is to eliminate unnecessary DRAM refreshes. We have estimated the DRAM refresh count in executing benchmark programs under several architecture models. As a result, in the most effective combination of the architectures, we have obtained more than 80% reduction against a conventional DRAM refresh architecture for most benchmark programs. In addition to it, even when we have taken normal DRAM access into account, we have obtained more than 50% reduction for several benchmarks.
- 1.Y. Idei, K. Shimohigashi, M. Aoki, H. Noda, H. Iwai, K. Sato, and T. Tachibana. "Dual-Period Self-Refresh Scheme for Low-Power DRAM's with On-Chip PROM Mode Register". IEEE Journal of Solid-State Gircuits, 33(1):253-259, Feb 1998.Google Scholar
Cross Ref
- 2.K. Itoh. "VLSI Memory Design (in Japanese)". BaJ- fukan, 1994.Google Scholar
- 3.K. Kai, A.Inoue, T. Ohsawa, and K. Murakami. "Analyzing and Reducing the Impact of Shorter Data Retention Time on the Performance of Merged DRAM/Logic LSIs". To appear in IEICE Transactions on Electronics, E81-C(9), September 1998.Google Scholar
- 4.K. Kai, T. Ohsawa, and K. Murakami. "A DRAM Refresh Architecture for Merged DRAM/Logic LSIs'. Technical Report ICD97-77, IEICE, July 1997.Google Scholar
- 5.Y. Miyamoto, M. ihara, T. Mimoto, and K. Sano. "Study of new refresh method for low data retention current (In Japanese)" Proc. of the 1993 IEICE General Con f, C-638, 1993.Google Scholar
- 6.K. Murakami, S. Shirakawa, and H. Miyajima. "Parallel Processing RAM Chip with 256Mb DRAM and Quad Processors". In 1997 ISSCC Digest o.f Technical Papers, pages 228-229, February 1997.Google Scholar
- 7.T. Ohsawa, K. Kai, and K. Murakami. "Evaluating DRAM Refresh Architectures for Merged DRAM/Logic LSIs". To appear in IEICE Transactions on Electronics, E81-C(9), September 1998.Google Scholar
- 8.D. Patterson et al. "Intelligent RAM (IRAM): Chips that Remember and Compute". In 1997 ISSCC Digest of Technical Papers, pages 224-225, February 1997.Google Scholar
- 9.K. Reza and E. Boaz. "A Single Poly EPROM for Custom CMOS Logic Applications". In Proc. of the Custom Integrated Circuits Conference, pages 59-62, 1986.Google Scholar
- 10.A. Sausbury, F. Pong, and A. Nowatzyk. "Missing the Memory Wall: The Case for Processor/Memory Integration". In Proc. ISCA'96, pages 90-101, May 1996. Google ScholarDigital Library
- 11.T. Tsuruda, M. Kobayashi, M. Tsukude, T. Yamagata, and K. Arimoto. "High-speed / High-band Width Design Methodologies for on chip DRAM Core Multimedia System LSIs". In Proc. of the Custom integrated Circuits Conference, pages 265-268, 1996.Google ScholarCross Ref
- 12.H. Yamauchi, T. Iwata, A. Uno, M. Fukumoto, and T. Fujita. "A Circuit Technology for a Self-Refresh 16Mb DRAM with Less than 0.5/~A/MB Data Retension DRAM". IEEE Journal of Solid-State Circuits, 30(11):1174-1182, November 1995.Google ScholarCross Ref
Index Terms
- Optimizing the DRAM refresh count for merged DRAM/logic LSIs
Recommendations
Hardware-Software Co-design to Mitigate DRAM Refresh Overheads: A Case for Refresh-Aware Process Scheduling
ASPLOS '17DRAM cells need periodic refresh to maintain data integrity. With high capacity DRAMs, DRAM refresh poses a significant performance bottleneck as the number of rows to be refreshed (and hence the refresh cycle time, tRFC) with each refresh command ...
Exploiting Refresh Effect of DRAM Read Operations: A Practical Approach to Low-Power Refresh
Dynamic random access memory (DRAM) requires periodic refresh operations to retain its data. In practice, DRAM retention times are normally distributed from 64 ms to several seconds. However, the conventional refresh method uses 64 ms as the refresh ...
Refresh pausing in DRAM memory systems
Dynamic Random Access Memory (DRAM) cells rely on periodic refresh operations to maintain data integrity. As the capacity of DRAM memories has increased, so has the amount of time consumed in doing refresh. Refresh operations contend with read ...
Comments