Anja von Beuningen
Ulf Schlichtmann
ABSTRACT
Optical Networks-on-Chip (ONoCs) are a promising technology to further increase the bandwidth and decrease the power consumption of today's multicore systems. To determine the laser power consumption of an ONoC, the physical design of the system is indispensible. The only place and route tool for 3D ONoCs already proposed in the literature badly scales with the increasing number of optical devices. Thus, within this contribution we present the first force-directed placement algorithm for 3D optical NoCs. Our algorithm decreases the runtime up to 99.7\% compared to the state-of-the-art placer. Using our algorithm large topologies can be placed within a short runtime.
- S. Beamer, C. Sun, Y.-J. Kwon, A. Joshi, C. Batten, V. Stojanović, and K. Asanović. Re-architecting DRAM memory systems with monolithically integrated silicon photonics. SIGARCH Comput. Archit. News, 38(3):129--140, June 2010.Google Scholar
Digital Library
- A. Boos, L. Ramini, U. Schlichtmann, and D. Bertozzi. Proton: An automatic place-and-route tool for optical networks-on-chip. In Computer-Aided Design (ICCAD), 2013 IEEE/ACM International Conference on, pages 138--145, Nov 2013.Google ScholarCross Ref
- J. Chan, G. Hendry, A. Biberman, and K. Bergman. Architectural exploration of chip-scale photonic interconnection network designs using physical-layer analysis. Journal of Lightwave Technology, 28(9):1305--1315, May 2010.Google ScholarCross Ref
- M. J. Cianchetti, J. C. Kerekes, and D. H. Albonesi. Phastlane: A rapid transit optical routing network. SIGARCH Comput. Archit. News, 37(3):441--450, June 2009.Google ScholarDigital Library
- C. Condrat, P. Kalla, and S. Blair. Crossing-aware channel routing for integrated optics. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 33(6):814--825, June 2014.Google Scholar
- D. Ding, Y. Zhang, H. Huang, R. T. Chen, and D. Z. Pan. O-router: An optical routing framework for low power on-chip silicon nano-photonic integration. In Design Automation Conference, 2009.Google ScholarDigital Library
- H. Gu, J. Xu, and W. Zhang. A low-power fat tree-based optical network-on-chip for multiprocessor system-on-chip. In Design, Automation Test in Europe Conference Exhibition, 2009. DATE '09., pages 3--8, April 2009.Google Scholar
- Z.-W. Jiang, B.-Y. Su, and Y.-W. Chang. Routability-driven analytical placement by net overlapping removal for large-scale mixed-size designs. In Design Automation Conference, 2008. DAC 2008. 45th ACM/IEEE, pages 167--172, June 2008.Google ScholarDigital Library
- S. Koohi, M. Abdollahi, and S. Hessabi. All-optical wavelength-routed noc based on a novel hierarchical topology. In Networks on Chip (NoCS), 2011 Fifth IEEE/ACM International Symposium on, pages 97--104, May 2011.Google ScholarDigital Library
- M. Kowarschik and C. Weiß. Dimepack -- a cache-optimized multigrid library. In International Conference on parallel and distributed processing techniques and applications, Volume I, pages 425--430. CSREA, CSREA Press, 2001.Google Scholar
- S. Le Beux, H. Li, G. Nicolescu, J. Trajkovic, and I. O'Connor. Optical crossbars on chip, a comparative study based on worst-case losses. Concurrency and Computation: Practice and Experience, 26(15):2492--2503, 2014.Google ScholarCross Ref
- J. R. Minz, S. Thyagara, and S. K. Lim. Optical routing for 3d system-on-package. IEEE Transactions on Components and Packaging Technologies, 30(4), 2007.Google ScholarCross Ref
- L. Ramini, D. Bertozzi, and L. Carloni. Engineering a bandwidth-scalable optical layer for a 3d multi-core processor with awareness of layout constraints. In Networks on Chip (NoCS), 2012 Sixth IEEE/ACM International Symposium on, pages 185--192, May 2012.Google ScholarDigital Library
- A. Scandurra. Scalable cmos-compatible photonic routing topologies for versatile networks on chip. In Network on Chip Architecture, 2008.Google Scholar
- C.-S. Seo and A. Chatterjee. A cad tool for system-on-chip placement and routing with free-space optical interconnect. In Computer Design: VLSI in Computers and Processors, 2002. Proceedings. 2002 IEEE International Conference on, pages 24--29, 2002.Google Scholar
- C.-S. Seo, A. Chatterjee, and N. M. Jokerst. Physical design of optoelectronic system-on-a-package: a cad tool and algorithms. In International Symposium on Quality of Electronic Design (ISQED), pages 567--572, March 2005.Google Scholar
- A. Shacham, K. Bergman, and L. Carloni. Photonic networks-on-chip for future generations of chip multiprocessors. Computers, IEEE Transactions on, 57(9):1246--1260, Sept 2008.Google ScholarDigital Library
- N. Sherwood-Droz, H. Wang, L. Chen, B. G. Lee, A. Biberman, K. Bergman, and M. Lipson. Optical 4x4 hitless slicon router for optical networks-on-chip (noc). Opt. Express, 16(20):15915--15922, Sep 2008.Google ScholarCross Ref
- P. Spindler. Efficient Quadratic Placement of VLSI Circuits. PhD thesis, TU München, 2008.Google Scholar
- P. Spindler, U. Schlichtmann, and F. M. Johannes. Kraftwerk2: A fast force-directed quadratic placement approach using an accurate net model. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 27(8):1398--1411, Aug 2008.Google ScholarDigital Library
- X. Tan, M. Yang, L. Zhang, Y. Jiang, and J. Yang. On a scalable, non-blocking optical router for photonic networks-on-chip designs. In Photonics and Optoelectronics (SOPO), 2011 Symposium on, pages 1--4, May 2011.Google ScholarCross Ref
- D. Vantrease, R. Schreiber, M. Monchiero, M. McLaren, N. Jouppi, M. Fiorentino, A. Davis, N. Binkert, R. Beausoleil, and J. Ahn. Corona: System implications of emerging nanophotonic technology. In Computer Architecture, 2008. ISCA '08. 35th International Symposium on, pages 153--164, June 2008.Google ScholarDigital Library
Index Terms
- PLATON: A Force-Directed Placement Algorithm for 3D Optical Networks-on-Chip
Recommendations
A Survey on Optical Network-on-Chip Architectures
Optical on-chip data transmission enabled by silicon photonics (SiP) is widely considered a key technology to overcome the bandwidth and energy limitations of electrical interconnects. The possibility of integrating optical links into the on-chip ...
PROTON+: A Placement and Routing Tool for 3D Optical Networks-on-Chip with a Single Optical Layer
Regular PapersOptical Networks-on-Chip (ONoCs) are a promising technology to overcome the bottleneck of low bandwidth of electronic Networks-on-Chip. Recent research discusses power and performance benefits of ONoCs based on their system-level design, while layout ...
PSION: Combining Logical Topology and Physical Layout Optimization for Wavelength-Routed ONoCs
ISPD '19: Proceedings of the 2019 International Symposium on Physical DesignOptical Networks-on-Chip (ONoCs) are a promising solution for high-performance multi-core integration with better latency and bandwidth than traditional Electrical NoCs. Wavelength-routed ONoCs (WRONoCs) offer yet additional performance guarantees. ...
Comments