Frank Bellosa
ABSTRACT
A prerequisite of energy-aware scheduling is precise knowledge of any activity inside the computer system. Embedded hardware monitors (e.g., processor performance counters) have proved to offer valuable information in the field of performance analysis. The same approach can be applied to investigate the energy usage patterns of individual threads. We use information about active hardware units (e.g., integer/floating-point unit, cache/memory interface) gathered by event counters to establish a thread-specific energy accounting. The evaluation shows that the correlation of events and energy values provides the necessary information for energy-aware scheduling policies.Our approach to OS-directed power management adds the energy usage pattern to the runtime context of a thread. Depending on the field of application we present two scenarios that benefit from applying energy usage patterns: Workstations with passive cooling on the one hand and battery-powered mobile systems on the other hand.Energy-aware scheduling evaluates the energy usage of each thread and throttles the system activity so that the scheduling goal is achieved. In workstations we throttle the system if the average energy use exceeds a predefined power-dissipation capacity. This makes a compact, noiseless and affordable system design possible that meets sporadic yet high demands in computing power. Nowadays, more and more mobile systems offer the features of reducible clock speed and dynamic voltage scaling. Energy-aware scheduling can employ these features to yield a longer battery life by slowing down low-priority threads while preserving a certain quality of service.
- AMD. ElanSC400 and ElanSC410 Microcontroller User's Manual, 1997.]]Google Scholar
- ANDERSON, J., BERC, L., DEAN, J., GHEMAWAT, S., HENZINGER, M., LEUNG, S.-T., SITES, R., VANDERVOORDE, M., WALDSPURGER, C., AND WEIHL, W. Continuous profiling: Where have all the cycles gone? In Proceedings of the 16th Symposium on Operating Systems Principles SOSP'97 (Oct 1997).]] Google ScholarDigital Library
- BELLOSA, F. Follow-on scheduling: Using tlb information to reduce cache misses. In Proceedings of the 16th Symposium on Operating Systems Principles SOSP'97, Work in Progress Session (Oct 1997).]]Google Scholar
- BELLOSA, F., AND STECKERMEIER, M. The performance implications of locality information usage in shared-memory multiprocessors. Journal of Parallel and Distributed Computing 37, 1 (Aug. 1996), 1-2.]] Google ScholarDigital Library
- BENINI, L., BOGLIOLO, A., CAVALLUCCI, S., AND RICCO, B. Monitoring system activity of os-directed dynamic power managament. In Proceedings of the International Symposium on Low-Power Electronics and Design ISLPED'98 (1998).]] Google ScholarDigital Library
- BENINI, L., BOGLIOLO, A., AND DE MICHELI, G. Dynamic power management of electronic systems. In Proceedings of the International Conference on Computer-Aided Design ICCAD'98 (1998).]] Google ScholarDigital Library
- BENINI, L., MACII, A., MACII, E., AND PONCINO, M. Selective instruction compression for memory energy reduction in embedded systems. In Proceedings of the International Symposium on Low-Power Electronics and Design ISLPED'99 (Aug 1999).]] Google ScholarDigital Library
- C. ELLIS, LEBECK, A., AND VAHDAT, A. System support for energy management in mobile and embedded workloads: A white paper. Tech. rep., Duke University, Department of Computer Science, Oct 1999.]]Google Scholar
- ELLIS, C. The case for higher level power management. In Proceedings of HotOS'99 (Mar 1999).]] Google ScholarDigital Library
- FLINN, J., AND SATYANARAYANAN, M. Energy-aware adaption for mobile applications. In Proceedings of the 17th Symposium on Operating Systems Principles SOSP'99 (Dec 1999).]] Google ScholarDigital Library
- GOVIL, K., CHAN, E., AND WASSERMANN, H. Comparing algorithms for dynamic speed-setting of a low-power cpu. In Proceedings of the 1st Conference on Mobile Computing and Networking MOBICOM'95 (Mar 1995). also as technical report TR-95-017, ICSI Berkeley, Apr. 1995.]] Google ScholarDigital Library
- HITACHI. SuperH (SH) 32-Bit RISC MCU/MPU Series SH7750 Hardware Manual, Jul 1998.]]Google Scholar
- HONG, I., POTKONJAK, M., AND SRIVASTAVA, M. On-line scheduling of hard real-time tasks on variable voltage processor.In Proceedings of the International Conference on Computer-Aided Design ICCAD'98 (Nov 1998).]] Google ScholarDigital Library
- IBM. Adaptive power management for mobile hard drives. White Paper, Jan 99.]]Google Scholar
- INTEL. Mobile Power Guidelines 2000 Rev 1.0, Dec 1998.]]Google Scholar
- INTEL. Intel StrongARM SA-1100 Microprocessor Developer's Manual, Apr 1999.]]Google Scholar
- INTEL. Intel SpeedStep Technology, Jan 2000.]]Google Scholar
- INTEL, AND ANF TOSHIBA, M. Advanced Configuration and Power Interface Specification 1.0b, Feb 1999.]]Google Scholar
- LORCH, J., AND SMITH, A. Software strategies for portable computer energy management. IEEE Personal Communications Magazine 5, 3 (June 1998), 60-73.]]Google ScholarCross Ref
- MARTIN, T., AND SIEWIOREK, D. A power metric for mobile systems. In Proceedings of the International Symposium on Low-Power Electronics and Design ISLPED'96 (1996).]] Google ScholarDigital Library
- MARTIN, T., AND SIEWIOREK, D. The impact of battery capacity and memory bandwidth on cpu speed-setting: a case study. In Proceedings of the International Symposium on Low-Power Electronics and Design ISLPED'99 (Aug 1999).]] Google ScholarDigital Library
- MARTIN, T. L. Balancing Batteries, Power and Performance: System Issues in CPU Speed-Setting for Mobile Computing. PhD thesis, Department of Electrical and Computer Engineering, Carnegie Mellon University, 1999.]] Google ScholarDigital Library
- NOBLE, B. System support for mobile, adaptive applications. IEEE Personal Communications 7, 1 (Feb. 2000), 44-49.]]Google ScholarCross Ref
- PERING, T., AND BRODERSON, R. Energy efficient voltage scheduling for real-time operating systems. In Proceedings of the 4th IEEE Real-Time Technology and Applications Symposium RTAS'98, Work in Progress Session (Jun 1998).]]Google Scholar
- SIMUNIC, T., BENINI, L., AND DE MICHELI, G. Energy-efficient design of battery-powered embedded systems. In Proceedings of the International Symposium on Low-Power Electronics and Design ISLPED'98 (Jun 1998).]] Google ScholarDigital Library
- TRANSMETA. The Technology behind Crusoe Processors, Jan 2000.]]Google Scholar
- WEISER, M., WELCH, B., DEMERS, A., AND SHENKER, S. Scheduling for reduced cpu energy. In Proceedings of the First Symposium on Operating System Design and Implementation OSDI'94 (Nov 1994).]] Google ScholarDigital Library
- WEISSMAN, B. Performance counters and state sharing annotations: a unified approach to thread locality. In Proceedings of the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems ASPLOS'98 (Oct 1998).]] Google ScholarDigital Library
- The benefits of event: driven energy accounting in power-sensitive systems
Recommendations
Benefits and Costs of Power-Gating Technique
ICCD '05: Proceedings of the 2005 International Conference on Computer DesignPower-gating is a technique for saving leakage power by shutting off the idle blocks. However, without good understanding and careful design, negative effects of power gating may overwhelm the potential gain and may make the technique not worth the ...
Benefits in Relaxing the Power Capping Constraint
ANDARE '17: Proceedings of the 1st Workshop on AutotuniNg and aDaptivity AppRoaches for Energy efficient HPC SystemsIn this manuscript we evaluate the impact of HW power capping mechanisms on a real scientific application composed by parallel execution. By comparing HW capping mechanism against static frequency allocation schemes we show that a speed up can be ...
Quantifying the Benefits of SPECint Distant Parallelism in Simultaneous Multi-Threading Architectures
PACT '99: Proceedings of the 1999 International Conference on Parallel Architectures and Compilation TechniquesIn this paper we exploit the existence of distant parallelism that future compilers could detect and characterise its performance under simultaneous multithreading architectures. By distant parallelism we mean parallelism that can not be captured by the ...
Comments