Abstract
Managing power concerns in icroprocessors has become a pressing research problem across the domains of computer architecture, CAD, and compilers. As a result, several parameterized cycle-level power simulators have been introduced. While these simulators can be quite useful for microarchitectural studies, their generality limits how accurate they can be for any one chip family. Furthermore, their hardware focus means that they do not explicitly enable studying the interaction of different software layers, such as Java applications and their underlying Runtime system software.This paper describes and evaluates XTREM, a power simulation tool tailored for the Intel XScale icroarchitecture. In building XTREM, our goals were to develop a icroarchitecture simulator that, while still offering size parameterizations for cache, TLB, etc., more accurately reflected a realistic processor pipeline. We present a detailed set of validations based on ultimeter power measurements and hardware performance counter sampling. Based on these validations across a wide range of stressmarks, Java benchmarks, and non-Java benchmarks, XTREM has an average performance error of only 6.5% and an even smaller average power error: 4%. The paper goes on to present a selection of application studies enabled by the simulator. For example, presenting power behavior vs. time for selected embedded C and Java CLDC benchmarks, we can make power distinctions between the two programming domains as well as distinguishing Java application (JITted code) power from Java Runtime system power. We also study how the Intel XScale core 's power consumption varies for different data activity factors, creating power swings as large as 50mW for a 200Mhz core. We are planning to release XTREM for wider use, and feel that it offers a useful step forward for compiler and embedded software designers.
- Java Regular Expressions. http://www.crocodile.org/~sts/Rex/.Google Scholar
- D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A Framework for Architectural-Level Power Analysis and Optimizations. In Proceedings of the 27th International Symposium on Computer Architecture, June 2000. Google ScholarDigital Library
- Canturk Isci and Margaret Martonosi. Runtime Power Monitoring using High-End Processors: Methodology and Empirical Data, 2003. MICRO'36. Google ScholarDigital Library
- Clark, L.T.et al. An embedded 32-b Microprocessor Core for Low-Power and High-Performance Applications. Solid-State Circuits, IEEE Journal o, 36(11):1599--1608, November 2001.Google Scholar
- Embedded Microprocessor Benchmark Consortium. EEMBC Benchmarks for the Java 2 Micro Edition (J2ME) Platform. http://www.eembc.org.Google Scholar
- K. I. Farkas, J. Flinn, G. Back, D. Grunwald, and J.-A. M. Anderson. Quantifying The Energy Consumption of a Pocket Computer and a Java Virtual Machine. In Measurement and Modeling of Computer Systems, pages 252--263, 2000. Google ScholarDigital Library
- FM Software. GIF Picture Decoder. http://www.fmsware.com/stuff/gif.html.Google Scholar
- M. R. Guthaus et al. MiBench: A free, Commercially Representative Embedded Benchmark Suite. July 2001. IEEE 4th Annual Workshop on Workload Characterization. Google ScholarDigital Library
- Intel Corporation. Intel XScale Microarchitecture for the PXA255 Processor: User's Manual, March 2003. Order No. 278796.Google Scholar
- Intel DBPXA255 Development Platform for the Intel Personal Internet Client Arhitecture. Intel Corporation, February 2003. Order No. 278701-001.Google Scholar
- J2ME Building Block For Mobile Devices: White Paper on KVM and the Connected Limited Device Configuration (CLDC). Sun Microsystems, May 2000. http://java.sun.com/j2me/docs/index.html.Google Scholar
- Jean-loup Gailly and Mark Adler. Zlib Java Implementation. http://www.jcraft.com/jzlib/.Google Scholar
- A. Krishnaswamy and R. Gupta. Profile Guided Selection of ARM and Thumb Instructions, 2002. In ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES'02). Google ScholarDigital Library
- Legion of the Bouncy Castle. Bouncy Castle Crypto 1.18. http://www.bouncycastle.org/.Google Scholar
- M. Levy. Exploring the ARM1026EJ-S pipeline. http://www.MPRonline.com.Google Scholar
- Naehyuck Chang; Kwanho Kim; Hyung Gyu Lee. Cycle-Accurate Energy Measurement and Characterization With a Case Study of the ARM7TDMI {microprocessors}. In IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000. Google ScholarDigital Library
- The SimpleScalar-ARM Power Modeling Project. PowerAnalyzer. http://www.eecs.umich.edu/~panalyzer.Google Scholar
- The SimpleScalar Toolset. SimpleScalar LLC. http://www.simplescalar.com.Google Scholar
- N. Vijaykrishnan. Energy-driven integrated hardware-software optimizations using SimplePower. In Proceedings of the 27th International Symposium on Computer Architecture, 2000. Google ScholarDigital Library
- W. Ye, N. Vijaykrishnan, M. T. Kandemir, and M. J. Irwin. The Design and Use of SimplePower: A Cycle-Accurate Energy Estimation Tool. In Design Automation Conference, pages 340--345, 2000. Google ScholarDigital Library
Index Terms
- XTREM: a power simulator for the Intel XScale® core
Recommendations
The XTREM power and performance simulator for the Intel XScale core: Design and experiences
Managing power concerns in microprocessors has become a pressing research problem across the domains of computer architecture, CAD, and compilers. As a result, several parameterized cycle-level power simulators have been introduced. While these ...
XTREM: a power simulator for the Intel XScale® core
LCTES '04: Proceedings of the 2004 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systemsManaging power concerns in icroprocessors has become a pressing research problem across the domains of computer architecture, CAD, and compilers. As a result, several parameterized cycle-level power simulators have been introduced. While these ...
Power prediction for intel XScale® processors using performance monitoring unit events
ISLPED '05: Proceedings of the 2005 international symposium on Low power electronics and designThis paper demonstrates a first-order, linear power estimation model ha uses performance counters to estimate run-time CPU and memory power consumption of the Intel PXA255 processor. Our model uses a set of power weights that map hardware performance ...
Comments