David E. Culler
- 1 A . Agarwal, B. Lira, D. Kranz, and J. Kubiatowicz. APRIL: A Processor Architecture for Multiprocessing. In Proc. o/the 17th Annual Int. Syrup. on Comp. Arch., pages 104-114, Seattle, Washington, May 1990. Google Scholar
Digital Library
- 2 Arvind, D. E. Culler, and G. K. Maa. Assessing the Benefits of Fine-Grain Parallelism in Datafiow Programs. The Int. Journal of Supercomputer Applications, 2(3), November 1988.Google Scholar
- 3 Arvind and K. Ekanadham. Future Scientific Programming on Parallel Machines. Journal o/Parallel and Distributed Computing, 5(5):460-493, October 1988. Google ScholarDigital Library
- 4 A rvind and R. A. Iannucci. Two Fundamental Issues in Multiprocessing. In Proc. o/DFVLR- Con/. 1987 on Par. Proc. in Science and Eng., Bonn-Bad Godesberg, I4;. Germany, June 1987. Google ScholarDigital Library
- 5 Arvind and R. S. Nikhil. Executing a Program on the MIT Tagged-Token Dataflow Architecture. IEEE Transactions on Computers, 39(3):300-318, March 1990. Google ScholarDigital Library
- 6 Arvind, R. S. Nikhil, and K. K. Pingali. I-Structures: Data Structures for Parallel Computing. Technical Report CSG Memo 269, MIT Lab for Comp. Sci., 545 Tech. Square, Cambridge, MA, February 1987. (Also in Proc. o/the Graph Reduction Workshop, Santa Fe, NM. October 1986.). Google ScholarDigital Library
- 7 G. Chaitin, M. Auslander, A. Chandra, J. Cocke, M. Hopkins, and P. Markstein. Register Allocation via Coloring. Computer Languages, 6:47-57, 1981.Google ScholarDigital Library
- 8 D . E. Culler. Managing Parallelism and Resources in Scientific Datafiow Programs. Technical Report 446, MIT Lab for Comp. Sci., March 1990.Google Scholar
- 9 D. E. Culler and Arvind. Resource Requirements of Datafiow Programs. In Proc. o/the 15th Annual Int. Syrup. on Comp. Arch., pages 141-150, Hawaii, May 1988. Google ScholarDigital Library
- 10 W Dally and et al. Architecture of a Message-Driven Processor. In Proc. o/the lJth Annual Int. Syrup. on Comp. Arch., pages 189-196, June 1987. Google ScholarDigital Library
- 11 V. G. Grafe, G. S. Davidson, J. E. Hoch, and V. P. Holmes. The Epsilon Datafiow Processor. In Proc. of the 16th Annual Int. Syrnp. on Cornp. Arch., 1989. Google ScholarDigital Library
- 12 V. G. Grafe and J. E. Hoch. The Epsilon-2 Hybrid Datafiow Architecture. In Proc. of Compcon90, pages 88-93, March 1990.Google Scholar
- 13 J. Curd, C.C. Kirkham, and I. Watson. The Manchester Prototype Datafiow Computer. Communications of the Association for Computing Machinery, 28(1):34- 52, Jt~nu~ry 1985. Google ScholarDigital Library
- 14 R. H. Halstead, Jr. and T. Fujita. MASA: a Multithreaded Processor Architecture for Parallel Symbolic Computing. In Proc. of the 15th Int. Syrup. on Comp. Arch., pages 443-451, 1988. Google ScholarDigital Library
- 15 K. Hiraki, K. Nishida, S. Sekiguchi, and T. Shimada. Maintaincnce Architecture and its LSI Implementation of a Datafiow Computer with a Large Number of Processors. In Proc. of the 1986 Int. Conf. on Par. Proc., pag es 584-591, 1986.Google Scholar
- 16 R. A. Iannucci. Toward a Datafiow/von Neumann Hybrid Architecture. In Proc. 15th Int. Syrup. on Comp. Arch., pages 131-140, 1988. Google ScholarDigital Library
- 17 H. F. Jordan. Performance Measurement on HEP -- A Pipelined MIMD Computer. In Proc. of the l Oth Annual Int. Syrup. on Comp. Arch., Stockholm, Sweden, June 1983. Google ScholarDigital Library
- 18 R. H. Halstead Jr. Multilisp: A Language for Concurrent Symbolic Computation. A CM Transactions on Programming Languages and Systems, 7(4):501-538, October 1985. Google ScholarDigital Library
- 19 D. Lenoski, J. Laudon, K. Gharachorloo, A. Gupta, and J. Hennessy. The Directory-Based Cache Coherence Protocol for the DASH Multiprocessor. In Proc. of the 17th Annual Int. Syrup. on Comp. Arch., pages 148-159, Sealttle, Washington, May 1990. Google ScholarDigital Library
- 20 R. S. Nikhil. Id (Version 88.0) Reference Manual. Technical Report CSG Memo 284, MIT Lab for Comp. Sci., 545 Tech. Square, Cambridge, MA, March 1988.Google Scholar
- 21 R. S. Nikhil and Arvind. Can Dataflow Subsume von Neumann Computing? In Proc. of the 16th Annual Int. Syrup. on Comp. Arch., Jerusalem, Israel, May 1989. Google ScholarDigital Library
- 22 G. M. Papadopoulos and D. E. Culler. Monsoon: an Explicit Token-Store Architecture. in Proc. o/the 17th Annual Int. Syrup. on Comp. Arch., 1990. Google ScholarDigital Library
- 23 C. A. Ruggiero. Throttle Mechanisms .for the Manchester Data~ow Machine. PhD thesis, University of Manchester, Manchester M13 9PL, England, July 1987. Google ScholarDigital Library
- 24 R. Saavedra-Barrerra, D. E. CuRer, and T. von Eicken. Analysis of Multithreaded Architectures for Parallel Computing. In Proceedings o/the ~nd Annual Syrup. on Par. Algorithms and Arch., July 1990. Google ScholarDigital Library
- 25 S. Sakai, Y. Yamaguchi, K. Hiraki, Y. Kodama, and T. Yuba. An Architecture of a Datafiow Single Chip Processor. In Proc. o/ the 16th Annual Int. Syrup. on Comp. Arch., pages 46-53, Jerusalem, Israel, June 1989. Google ScholarDigital Library
- 26 B. Smith. Keynote address. 17th Annum Int. Symp. on Comp. Arch., June 1990.Google Scholar
- 27 M. R. Thistle and B. J. Smith. A Processor Architecture for Horizon. In Proc. o/Supercomputing '88, pages 35-41, Orlando, FL, 1988. Google ScholarDigital Library
- 28 K. R. Traub. Sequential Implementation of Lenient Programming Languages. Technical Report TR-417, MIT Lab for Comp. Sci., 545 Tech. Square, Cambridge, MA, September 1988. (PhD Thesis, Dept. of EECS, MIT).Google Scholar
- 29 W. Weber and A. Gupta. Exploring the Benefits of Multiple Hardware Contexts in a Multiprocessor Architecture: Preliminary Results. In Proc. of the 16th Int. Syrup. on Comp. Arch., pages 273-280, Jerusalem, Israel, May 1989. Google ScholarDigital Library
Index Terms
- Fine-grain parallelism with minimal hardware support: a compiler-controlled threaded abstract machine
Recommendations
Exploiting fine-grain thread level parallelism on the MIT multi-ALU processor
ISCA '98: Proceedings of the 25th annual international symposium on Computer architectureMuch of the improvement in computer performance over the last twenty years has come from faster transistors and architectural advances that increase parallelism. Historically, parallelism has been exploited either at the instruction level with a grain-...
Comments