Van Luan Dinh
Abstract
Time-to-digital converters (TDCs) are widely used in applications that require the measurement of the time interval between events. In previous designs using a feedback loop and an extended delay line, process-voltage-temperature (PVT) variation often decreases the accuracy of measurements. To overcome the loss of accuracy caused by PVT variation, this study proposes a novel design of a synthesizable TDC that employs run-time estimation and compensation of PVT variation. A delay line consisting of a series of buffers is used to detect the period of a ring oscillator designed to measure the time interval between two events. By comparing the detected period and the system clock, the variation of the oscillation period is compensated at run-time. The proposed TDC is successfully implemented by using a low-cost Xilinx Spartan-6 LX9 FPGA with a 50-MHz oscillator. Experimental results show that the proposed TDC is robust to PVT variation with a resolution of 19.1 ps. In comparison with previous design, the proposed TDC achieves about five times better tradeoff in the area, resolution, and frequency of the reference clock.
- P. Bifulco, V. Izzo, S. Mastroianni, A. Aloisio, R. Giordano, F. Ameli, V. Bocci, S. Cadeddu, L. Casu, A. Lai, A. Loi. 2016. A fully-digital and fully synthesizable TDC for high energy physics experiments. In 2016 2nd International Conference on Event-based Control, Communication, and Signal Processing (EBCCSP’16). Krakow, Poland, 1--4.Google Scholar
- Y. Luo, G. Chen, and K. Zhou. 2009. A picosecond TDC architecture for multiphase PLLs. In Proceedings of the 19th ACM Great Lakes Symposium on VLSI (GLSVLSI’09). ACM, New York, 437--440. Google ScholarDigital Library
- X. T. Nguyen, V. L. Dinh, H.-J. Lee, and H. Kim. 2018. A high-definition LIDAR system based on two-mirror deflection scanners. IEEE Sensors Journal 18, 2 (2018), 559--568.Google ScholarCross Ref
- Texas Instrument. 2018. LiDAR Pulsed Time of Flight Reference Design. Revised version. {Online}. Available: http://www.ti.com/lit/ug/tiducm1b/tiducm1b.pdf (Accessed on 2018.04.30).Google Scholar
- P. Keranen, K. Maatta, and J. Kostamovaara. 2011. Wide-range time-to-digital converter with 1-ps single-shot precision. IEEE Transactions on Instrumentation and Measurement 60, 9 (2011), 3162--3172.Google ScholarCross Ref
- C. Veerappan, J. Richardson, R. Walker, D. Li, M. W. Fishburn, Y. Maruyama, D. Stoppa, F. Borghetti, M. Gersbach, R. K. Henderson, and E. Charbon. 2011. A 160×128 single-photon image sensor with onpixel 55 ps 10 b time-to-digital converter. In IEEE International Solid-State Circuits Conference (ISSCC) Dig. Tech. Papers, (Feb. 2011) 312--314.Google Scholar
- L. Braga, L. Gasparini, L. Grant, R. Henderson, N. Massari, M. Perenzoni, D. Stoppa, and R. Walker. 2014. A fully digital 8×16 SiPM array for PET applications with per-pixel TDCs and real-time energy output. IEEE Journal on Solid-State Circuits 49, 1 (2014), 301--314.Google ScholarCross Ref
- J. Kalisz, R. Szplet, J. Pasierbinski, and A. Poniecki. 1997. Field-programmable-gate-array-based time-to-digital converter with 200-ps resolution. IEEE Transactions on Instrumentation and Measurement 46, 1 (1997), 51--55.Google ScholarCross Ref
- A. Balla, M. M. Beretta, P. Ciambrone, M. Gattaa, F. Gonnella, L. Iafolla, M. Mascolo, R. Messi, D. Moricciani, and D. Riondino. 2014. The characterization and application of a low resource FPGA-based time to digital converter. Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment 739 (2014), 75--82.Google ScholarCross Ref
- J. Song, Q. An, and S. Liu. 2006. A high-resolution time-to-digital converter implemented in field-programmable-gate-arrays. IEEE Transactions on Nuclear Science 53, 1 (2006), 236--241.Google ScholarCross Ref
- C. Favi and E. Charbon. 2009. A 17 ps time-to-digital converter implemented in 65 nm FPGA technology. In Proceedings of ACM/SIGDA International Symposium Field Programmable Gate Arrays. 113--120. Google ScholarDigital Library
- M. W. Fishburn, L. H. Menninga, C. Favi, and E. Charbon. 2013. A 19.6 ps, FPGA-based TDC with multiple channels for open source applications. IEEE Transactions on Nuclear Science 60, 3 (2013), 2203--2208.Google ScholarCross Ref
- Q. Shen, Sh. Liu, B. Qi, Q. An, Sh. Liao, P. Shang, Ch. Peng, and W. Liu. 2015. A 1.7 ps equivalent bin size and 4.2 ps RMS FPGA TDC based on multi-chain measurements averaging method. IEEE Transaction on Nuclear Science 62, 3 (2015), 947--954.Google ScholarCross Ref
- N. Dutton, J. Vergote, S. Gnecchi, L. Grant, D. Lee, S. Pellegrini, Br. Rae, and R. Henderson. 2014. Multiple-event direct to histogram TDC in 65 nm FPGA technology. In Proceedings of 10th Conference Ph.D. Research in Microelectronics and Electronics (PRIME). 1--5.Google Scholar
- H. Chen, Y. Zhang, and D. D.-U. Li. 2017. A low nonlinearity, missing-code free time-to-digital converter based on 28-nm FPGAs with embedded bin-width calibrations. IEEE Transactions on Instrumentation and Measurement 66, 7 (2017), 1912--1921.Google ScholarCross Ref
- J. Y. Won and J. S. Lee. 2016. Time-to-digital converter using a tuned-delay line evaluated in 28-, 40-, and 45-nm FPGAs. IEEE Transactions on Instrumentation and Measurement 65, 7 (2016), 1678--1689.Google ScholarCross Ref
- S. Bourdeauducq. 2013. A 26 ps RMS time-to-digital converter core for SPARTAN-6 FPGAs. {Online}. Available: https://arxiv.org/ abs/1303.6840.Google Scholar
- A. Tontini, L. Gasparini, L. Pancheri, and R. Passerone. 2018. Design and characterization of a low-cost FPGA-based TDC. IEEE Transactions on Nuclear Science 65, 2 (2018), 680--690.Google ScholarCross Ref
- A. K. M. K. Mollah, R. Rosales, S. Tabatabaei, J. Cicalo, and A. Ivanov. 2007. Design of a tunable differential ring oscillator with short start-up and switching transients. IEEE Transactions on Circuits and Systems I: Regular Papers 54, 12 (2007), 2669--2682.Google ScholarCross Ref
- S. Henzler. 2010. Time-to-digital converters. In Springer Series in Advanced Microelectronics. Springer Verlag. no. ISBN 978-90-481-86273. Google ScholarDigital Library
- K. J. Hong, E. Kim, J. Y. Yeom, P. D. Olcott, and C. S. Levin. 2012. FPGA-based time-to-digital converter for time-of-flight PET detector. In 2012 IEEE Nuclear Science Symposium and Medical Imaging Conference Record (NSS/MIC). Anaheim, CA, 2463--2465.Google Scholar
- P. Chen, Sh.-L. Liu, and J. Wu. 2000. A CMOS pulse-shrinking delay element for time interval measurement. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing 47, 9 (2000), 954--958.Google ScholarCross Ref
- Stanford Research Systems. System specification of Model DG55 Digital Delay/ Pulse Generator, {Online}. Available: https://www.thinksrs.com/downloads/pdfs/manuals/DG535m.pdf (Accessed on June 1<sup>st</sup> 2017).Google Scholar
- Van Luan Dinh, Xuan Truong Nguyen, and Hyuk-Jae Lee. 2018. A new FPGA implementation of a time-to-digital converter supporting run-time estimation of operating condition variation. In IEEE International Symposium on Circuits and Systems (ISCAS).Google ScholarCross Ref
Index Terms
- A Novel FPGA Implementation of a Time-to-Digital Converter Supporting Run-Time Estimation and Compensation
Recommendations
Time-to-digital converter with current-steering vernier time integrator
AbstractThis paper investigates a number of design techniques to improve the linearity of gated Vernier delay line time integrators and their applications in time-to-digital converters. Current-starved inverter delay stages whose charging and ...
Low power FSK transmitter using all-digital PLL for IEEE 802.15.4g application
This paper presents low power frequency shift keying (FSK) transmitter using all-digital pll (ADPLL) for IEEE 802.15.4g application. In order to operate at low-power and to integrate a small die area, the ADPLL is adopted in transmitter. The phase noise ...
An Integrated Digital CMOS Time-to-Digital Converter with Sub-Gate-Delay Resolution
Selected papers from the NORCHIP '98 ConferenceAn integrated digital CMOS time-to-digital converter with sub-gate delay LSB width and 50 ps single-shot precision σ-value has been designed and implemented for a laser range-finding application. The measurement is based on a counter and a novel two-...
Comments