Sudeep Pasricha
Young-Hwan Park
Nikil Dutt
ABSTRACT
System-on-chip communication architectures have a significant impact on the performance and power consumption of modern multi-processor system-on-chips (MPSoCs). However, customization of such architectures for an application requires the exploration of a large design space. Thus designers need tools to rapidly explore and evaluate relevant communication architecture configurations exhibiting diverse power and performance characteristics. In this paper we present an automated framework for fast system-level, application-specific, power-performance trade-offs in bus matrix communication architecture synthesis. Our paper makes two specific contributions. First, we develop energy macro-models for system-level exploration of bus matrix communication architectures. Second, we incorporate these macro-models into a bus matrix synthesis flow that enables designers to efficiently explore the power-performance design space of different bus matrix configurations. Experimental results show that our energy macro-models incur less than 5% average absolute error compared to gate-level models. Furthermore, our bus matrix synthesis framework generates a tradeoff space with designs that exhibits an approximately 20% variation in power and 40% variation in performance on an industrial networking MPSoC application, demonstrating the utility of our approach.
- R. Ho, K. W. Mai, M. A. Horowitz, "The Future of Wires", Proc. IEEE, vol. 89, April 2001Google Scholar
- K. Lahiri, A. Raghunathan, "Power Analysis of system-level on-chip communication architectures", CODES+ISSS 2004 Google ScholarDigital Library
- ARM AMBA Specification and Multi layer AHB Specification, (rev2.0), http://www.arm.com, 2001Google Scholar
- "IBM On-chip CoreConnect Bus Architecture", www.chips.ibm.com/products/coreconnect/index.htmlGoogle Scholar
- S. Pasricha, N. Dutt, M. Ben-Romdhane, "Constraint-Driven Bus Matrix Synthesis for MPSoC", ASPDAC 2006 Google ScholarDigital Library
- AMBA AHB Interconnection Matrix, www.synopsys.com/products/designware/amba_solutions.htmlGoogle Scholar
- L. Benini, G. D. Micheli, "Networks on Chips: A New SoC Paradigm", IEEE Computers, Jan. 2002 Google ScholarDigital Library
- F. Angiolini et al., "Contrasting a NoC and a Traditional Interconnect Fabric with Layout Awareness", DATE 2006 Google ScholarDigital Library
- M. Caldari et al. "System-level power analysis methodology applied to the AMBA AHB bus", DATE 2003 Google ScholarDigital Library
- M. Gasteier, M. Glesner, "Bus-based communication synthesis on system level", ACM TODAES, January 1999 Google ScholarDigital Library
- Berkeley Predictive Technology Model, U.C. Berkeley, http://www-devices.eecs.berkeley.edu/~ptm/Google Scholar
- S. Pasricha, N. Dutt, E. Bozorgzadeh, M. Ben-Romdhane, "Floorplan-aware Automated Synthesis of Bus-based Communication Architectures", DAC 2005 Google ScholarDigital Library
- A. Pinto, L. P. Carloni, A. L. Sangiovanni-Vincentelli, "Efficient Synthesis of Networks On Chip," ICCD 2003 Google ScholarDigital Library
- Cadence PKS, www.cadence.com/datasheets/pks_ds.pdfGoogle Scholar
- J. Cong, D. Z. Pan, "Interconnect Performance Estimation Models for Design Planning", IEEE TCAD, June 2001Google Scholar
- N. D. Liveris, P. Banerjee, "Power aware interface synthesis for bus-based SoC designs", DATE 2004 Google ScholarDigital Library
- U. Ogras, R. Marculescu, "Energy and Performance-Driven NoC Communication Architecture Synthesis using a Decomposition Approach", DATE 2005 Google ScholarDigital Library
- J. Guo et al., "Energy/area/delay trade-offs in the physical design of on-chip segmented bus architecture", SLIP 2006 Google ScholarDigital Library
- H-S. Wang et al., "Orion: a power-performance simulator for interconnection networks", MICRO 2002 Google ScholarDigital Library
- S. N. Adya, I. L. Markov, "Fixed-outline Floorplanning: Enabling Hierarchical Design", IEEE TVLSI, Dec. 2003 Google ScholarDigital Library
- J. Chan et al., "NoCEE: energy macro-model extraction methodology for network on chip routers", ICCAD 2005 Google ScholarDigital Library
- A. Bona et al., "System level power modeling and simulation of high-end industrial network-on-chip", DATE 2004 Google ScholarDigital Library
- GNU R, http://www.gnu.org/software/r/R.htmlGoogle Scholar
- S. Pasricha, Y. Park, F. Kurdahi, N. Dutt, "CAPPS: A Framework for Power-Performance Trade-Offs in On-Chip Communication Architecture Synthesis", CECS Technical Report, Nov 2006 SystemC initiative, www.systemc.orgGoogle Scholar
- S. Pasricha, N. Dutt, M. Ben-Romdhane, "Fast Exploration of Bus-based On-chip Communication Architectures", CODES+ISSS 2004 Synopsys CoreTools, PrimePower www.synopsys.com Google ScholarDigital Library
Index Terms
- System-level power-performance trade-offs in bus matrix communication architecture synthesis
Recommendations
Power Analysis of System-Level On-Chip Communication Architectures
CODES+ISSS '04: Proceedings of the international conference on Hardware/Software Codesign and System Synthesis: 2004For complex System-on-chips (SoCs) fabricated in nanometer technologies, the system-level on-chip communication architecture is emerging as a significant source of power consumption. Managing and optimizing this important component of SoC power requires ...
Power analysis of system-level on-chip communication architectures
CODES+ISSS '04: Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesisFor complex System-on-chips (SoCs) fabricated in nanometer technologies, the system-level on-chip communication architecture is emerging as a significant source of power consumption. Managing and optimizing this important component of SoC power requires ...
Dynamically configurable bus topologies for high-performance on-chip communication
The on-chip communication architecture is a primary determinant of overall performance in complex system-on-chip (SoC) designs. Since the communication requirements of SoC components can vary significantly over time, communication architectures that ...
Comments