P. D. Sai Manoj
ABSTRACT
Space-time multiplexing is utilized for demand-supply matching between many-core microprocessors and power converters. Adaptive clustering is developed to classify cores by similar power level in space and similar power behavior in time. In each power management cycle, minimum number of power converters are allocated for space-time multiplexed matching, which is physically enabled by 3D through-silicon-vias. Moreover, demand-response based task adjustment is applied to reduce peak power and to balance workload. The proposed power management system is verified by system models with physical design parameters and benched power traces, which show 38.10% peak power reduction and 2.60x balanced workload.
- S. Vangal and et.al., "An 80-Tile 1.28TFLOPS network-on-chip in 65 nm CMOS," in IEEE ISSCC, 2007.Google Scholar
- S. Bell and et.al., "TILE64#8482; processor: a 64-core SoC with mesh interconnect," in IEEE ISSCC, 2008.Google Scholar
- M. Healy and et.al., "Design and analysis of 3D-MAPS: a many-core 3D processor with stacked memory," in IEEE CICC, 2010.Google Scholar
- H. Yu, J. Ho, and L. He, "Allocating power ground vias in 3d ics for simultaneous power and thermal integrity," ACM TODAES, vol. 14, no. 3, 2011. Google ScholarDigital Library
- W. Kim and et.al., "System level analysis of fast, per-core DVFS using on-chip switching regulators," in IEEE HPCA, 2008.Google Scholar
- R. Bondade and D. Ma, "Hardware-software codesign of an embedded multiple-supply power management unit for multicore SoCs using an adaptive global/local power allocation and processing scheme," ACM TODAES, vol. 16, no. 3, 2011. Google ScholarDigital Library
- J. Howard and et. al, "A 48--core ia-32 processor in 45 nm cmos using on-die message-passing and dvfs for performance and power scaling," IEEE JSSC, vol. 46, pp. 173--183, January 2011.Google ScholarCross Ref
- N. Sturcken and et.al., "A 2.5D integrated voltage regulator using coupled-magnetic-core inductors on silicon interposer delivering 10.8A/mm2," in IEEE ISSCC, 2012.Google Scholar
- R. H. Katz and et. al, "An information-centric energy infrastructure: The berkley view," Sustainable Computing: Informatics and Systems, no. 1, pp. 7--22, March 2011.Google ScholarCross Ref
- "MIPS processor cores," http://www.mips.com/products/processor-cores/.Google Scholar
- "SPEC 2000 CPU benchmark suits," http://www.spec.org/cpu/.Google Scholar
- "Wattch version 1.02," http://www.eecs.harvard.edu/~dbrooks/wattch-form.html.Google Scholar
- W. Kim and et.al., "A fully-integrated 3-level DC/DC converter for nanosecond-scale DVS with fast shunt regulation," in IEEE ISSCC, 2011.Google Scholar
- V. der Plas and et.al., "Design issues and considerations for low-cost 3D TSV IC technology," in IEEE ISSCC, 2010.Google Scholar
- G. Katti and et.al., "Electrical modeling and characterization of through silicon via for three-dimensional ICs," IEEE Trans. on Electron Devices, vol. 57, no. 1, pp. 256--262, 2010.Google ScholarCross Ref
Index Terms
- Peak power reduction and workload balancing by space-time multiplexing based demand-supply matching for 3D thousand-core microprocessor
Recommendations
3D Many-Core Microprocessor Power Management by Space-Time Multiplexing Based Demand-Supply Matching
A reconfigurable power switch network is proposed to perform a demand-supply matched power management between 3D-integrated microprocessor cores and power converters. The power switch network makes physical connections between cores and converters by 3D ...
A fast clock scheduling for peak power reduction in LSI
GLSVLSI '07: Proceedings of the 17th ACM Great Lakes symposium on VLSIThe reduction of the peak power consumption of LSI is required to reduce the instability of gate operation, the delay increase, the noise and etc. It is possible to reduce the peak power consumption by clock scheduling because it controls the switching ...
3D reconfigurable power switch network for demand-supply matching between multi-output power converters and many-core microprocessors
DATE '13: Proceedings of the Conference on Design, Automation and Test in EuropeA 3D reconfigurable power switch network is introduced to optimally provide demand-supply matching between on-chip multi-output power converters and many-core microprocessors. For effective DVFS power management of many cores by area-efficient on-chip ...
Comments