skip to main content
10.1145/2902961.2902972acmconferencesArticle/Chapter ViewAbstractPublication PagesglsvlsiConference Proceedingsconference-collections
research-article

Reduced Overhead Gate Level Logic Encryption

Published:18 May 2016Publication History

ABSTRACT

Untrusted third-parties are found throughout the integrated circuit (IC) design flow resulting in potential threats in IC reliability and security. Threats include IC counterfeiting, intellectual property (IP) theft, IC overproduction, and the insertion of hardware Trojans. Logic encryption has emerged as a method of enhancing security against such threats, however, current implementations of logic encryption, including the XOR or look-up table (LUT) techniques, have high per-gate overheads in area, performance, and power. A novel gate level logic encryption technique with reduced per-gate overheads is described in this paper. In addition, a technique to expand the search space of a key sequence is provided, increasing the difficulty for an adversary to extract the key value. A power reduction of 41.50%, an estimated area reduction of 43.58%, and a performance increase of 34.54% is achieved when using the proposed gate level logic encryption instead of the LUT based technique for an encrypted AND gate.

References

  1. DigiTimes, "Trends in the global IC design service market," www.digitimes.com/news/a20120313RS400: html?chid=2, March 2012.Google ScholarGoogle Scholar
  2. R. Torrance and D. James, "The State-of-the-Art in Semiconductor Reverse Engineering," Proceedings of the IEEE Design Automation Conference, pp. 333--338, June 2011. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. International Chamber of Commerce, "Impacts of counterfeiting and piracy to reach US $1.7 trillion by 2015," http://www.iccwbo.org/News/Articles/2011/Impacts-of-counterfeiting-and-piracy-to-reach-US$1-7-trillion-by-2015/, Feb. 201.Google ScholarGoogle Scholar
  4. Semiconductor Equipment and Materials Industry, "Intellectual Property (IP) Challenges and Concerns of the Semiconductor Equipment and Materials Industry," http://www.semi.org/cms/groups/public/documents/web.content/p043701.pdf, April 2008.Google ScholarGoogle Scholar
  5. M. Tehranipoor and F. Koushanfar, "A Survey of Hardware Trojan Taxonomy and Detection," IEEE Design and Test of Computers, Vol. 27, No. 1, pp. 10--25, Feb. 2010. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. S. Chakraborty and S. Bhunia, "HARPOON: An Obfuscation-Based SoC Design Methodology for Hardware Protection," IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, Vol. 28, No. 10, pp. 1493--1502, Oct. 2009. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. J. Roy, F. Koushanfar, and I. Markov, "EPIC: Ending Piracy of Integrated Circuits," Proceedings of the IEEE/ACM Design, Automation and Test in Europe, pp. 1069--1074, Oct. 2008. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. Rajendran, J. and Sinanoglu, O. and Karri, R., "Regaining Trust in VLSI Design: Design-for-Trust Techniques," Proceedings of the IEEE, Vol. 102, No. 8, pp. 1266--1282, July 2014.Google ScholarGoogle ScholarCross RefCross Ref
  9. Y. Alkabani and K. Farinaz, "Active Hardware Metering for Intellectual Property protection and Security," Proceedings of the USENIX Security Symposium, pp. 291--306, Aug. 2007. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. Rajendran, J. and Pino, Y. and Sinanoglu, O. and Karri, R., "Logic Encryption: A Fault Analysis Perspective," Proceedings of the IEEE/ACM Design, Automation and Test in Europe, pp. 953--958, Oct. 2012. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. Rajendran, J. and Zhang, H. and Zhang, C. and Rose, G. and Pino, Y. and Sinanoglu, O. and Karri, R., "Fault Analysis-Based Logic Encryption," IEEE Transactions on Computers, Vol. 64, No. 2, pp. 410--424, Feb. 2015.Google ScholarGoogle ScholarCross RefCross Ref
  12. A. Baumgarten, A. Tyagi, and J. Zambreno, "Preventing IC Piracy Using Reconfigurable Logic Barriers," IEEE Design and Test of Computers, Vol. 27, No. 1, pp. 66--75, Feb. 2010. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. Reduced Overhead Gate Level Logic Encryption

        Recommendations

        Comments

        Login options

        Check if you have access through your login credentials or your institution to get full access on this article.

        Sign in
        • Published in

          cover image ACM Conferences
          GLSVLSI '16: Proceedings of the 26th edition on Great Lakes Symposium on VLSI
          May 2016
          462 pages
          ISBN:9781450342742
          DOI:10.1145/2902961

          Copyright © 2016 ACM

          Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

          Publisher

          Association for Computing Machinery

          New York, NY, United States

          Publication History

          • Published: 18 May 2016

          Permissions

          Request permissions about this article.

          Request Permissions

          Check for updates

          Qualifiers

          • research-article

          Acceptance Rates

          GLSVLSI '16 Paper Acceptance Rate50of197submissions,25%Overall Acceptance Rate312of1,156submissions,27%

          Upcoming Conference

          GLSVLSI '24
          Great Lakes Symposium on VLSI 2024
          June 12 - 14, 2024
          Clearwater , FL , USA

        PDF Format

        View or Download as a PDF file.

        PDF

        eReader

        View online with eReader.

        eReader