Skip to main content
Top

2017 | OriginalPaper | Chapter

A Novel Ultra Low Power Current Comparator

Authors : Veepsa Bhatia, Neeta Pandey

Published in: Advances in Computing and Data Sciences

Publisher: Springer Singapore

Activate our intelligent search to find suitable subject content or patents.

search-config
loading …

Abstract

A novel ultra low power current comparator has been proposed in this paper. The current comparator utilizes Dynamic Threshold Metal Oxide Semiconductor (DTMOS) technique to reduce the power dissipation, by reducing the supply voltage. The circuit is capable of working at a supply voltage as low as ±0.2 V. The circuit has been implemented in 0.18 µm (Taiwan Semiconductos Manufacturing Company) TSMC technology parameters.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Literature
1.
go back to reference Khateb, F., Dabbous, S.B.A., Vlassis, S.: A survey of non-conventional techniques or low-voltage low-power analog circuit design. Radioengineering 22, 415–427 (2013) Khateb, F., Dabbous, S.B.A., Vlassis, S.: A survey of non-conventional techniques or low-voltage low-power analog circuit design. Radioengineering 22, 415–427 (2013)
2.
go back to reference Yan, S., Sanchez-Sinencio, E.: Low voltage analog circuit design techniques: a tutorial. IEICE Trans. Analog Integr. Circ. Syst. E00-A(2) (2000) Yan, S., Sanchez-Sinencio, E.: Low voltage analog circuit design techniques: a tutorial. IEICE Trans. Analog Integr. Circ. Syst. E00-A(2) (2000)
3.
go back to reference Khateb, F., Khatib, N., Koton, J.: Novel low-voltage ultra-low power DVCC based on floating-gate folded cascade OTA. Microelectron. J. 42, 1010–1017 (2011)CrossRef Khateb, F., Khatib, N., Koton, J.: Novel low-voltage ultra-low power DVCC based on floating-gate folded cascade OTA. Microelectron. J. 42, 1010–1017 (2011)CrossRef
4.
go back to reference Farshidi, E., Keramatzadeh, A.: A new approach for low voltage CMOS based on current-controlled conveyors. IJE Trans. B: Appl. 27, 723–730 (2014) Farshidi, E., Keramatzadeh, A.: A new approach for low voltage CMOS based on current-controlled conveyors. IJE Trans. B: Appl. 27, 723–730 (2014)
5.
go back to reference Ramirez-Angulo, J., Lopez-Martin, A.J., Carvajal, R.G., Chavero, F.M.: Very low-volatge analog signal processing based on quasi-floating gate transistors. IEEE J. Solid-State Circ. 39, 434–442 (2003)CrossRef Ramirez-Angulo, J., Lopez-Martin, A.J., Carvajal, R.G., Chavero, F.M.: Very low-volatge analog signal processing based on quasi-floating gate transistors. IEEE J. Solid-State Circ. 39, 434–442 (2003)CrossRef
6.
go back to reference Fallah, M., MiarNaimi, H.: A novel low voltage, low power and high gain operational amplifier using negative resistance and self cascode transistors. IJE Trans. C: Aspects 26, 303–308 (2013) Fallah, M., MiarNaimi, H.: A novel low voltage, low power and high gain operational amplifier using negative resistance and self cascode transistors. IJE Trans. C: Aspects 26, 303–308 (2013)
7.
go back to reference Assaderaghi, F., Sinitsky, D., Parke, S.A., et al.: Dynamic threshold-voltage MOSFET (DTMOS) for ultra-low-voltage VLSI. IEEE Trans. Electron Devices 44, 414–422 (1997)CrossRef Assaderaghi, F., Sinitsky, D., Parke, S.A., et al.: Dynamic threshold-voltage MOSFET (DTMOS) for ultra-low-voltage VLSI. IEEE Trans. Electron Devices 44, 414–422 (1997)CrossRef
8.
go back to reference Assaderaghi, F., Parke, S.A., Sinitskyd, D., Bokor, J., Ko, P.K., Hu, C.: Dynamic threshold-voltage MOSFET (DTMOS) for very low-voltage operation. IEEE Device Lett. 15, 510–512 (1994)CrossRef Assaderaghi, F., Parke, S.A., Sinitskyd, D., Bokor, J., Ko, P.K., Hu, C.: Dynamic threshold-voltage MOSFET (DTMOS) for very low-voltage operation. IEEE Device Lett. 15, 510–512 (1994)CrossRef
9.
go back to reference Maymandi-Nejad, M., Sachdev, M.: DTMOS Technique for low-voltage analog circuits. IEEE Trans. Very Large Scale Integr. VLSI Syst. 14, 1151–1156 (2006)CrossRef Maymandi-Nejad, M., Sachdev, M.: DTMOS Technique for low-voltage analog circuits. IEEE Trans. Very Large Scale Integr. VLSI Syst. 14, 1151–1156 (2006)CrossRef
10.
go back to reference Li, Z., Yu, M., Ma, J.: A novel input stage based on DTMOS for low-voltage low-noise operational amplifier. In: IEEE Asia Pacific Conference on Circuits and Systems, pp. 1591–1594 (2006) Li, Z., Yu, M., Ma, J.: A novel input stage based on DTMOS for low-voltage low-noise operational amplifier. In: IEEE Asia Pacific Conference on Circuits and Systems, pp. 1591–1594 (2006)
11.
go back to reference Achigui, H.F., Fayomi, C.J.B., Sawan, M.A.: 1-V low-power low-noise DTMOS based class AB opamp, In: The 3rd International IEEE-NEWCAS Conference, pp. 307–310 (2005) Achigui, H.F., Fayomi, C.J.B., Sawan, M.A.: 1-V low-power low-noise DTMOS based class AB opamp, In: The 3rd International IEEE-NEWCAS Conference, pp. 307–310 (2005)
12.
go back to reference Shen, E., Kuo, J.B.: A novel 0.8 V BP-DTMOS content addressable memory cell circuit derived from SOI-DTMOS techniques. In: Proceedings of IEEE Conference on Electron Devices and Solid-State Circuits, pp. 243–245 (2003) Shen, E., Kuo, J.B.: A novel 0.8 V BP-DTMOS content addressable memory cell circuit derived from SOI-DTMOS techniques. In: Proceedings of IEEE Conference on Electron Devices and Solid-State Circuits, pp. 243–245 (2003)
13.
go back to reference Liu, J., Han, Y., Xie, L., Wang, Y., Wen, G.: A 1-V DTMOS-based fully differential telescopic OTA. In: Proceedings of IEEE Asia Pacific Conference on Circuits and Systems, pp. 49–52 (2014) Liu, J., Han, Y., Xie, L., Wang, Y., Wen, G.: A 1-V DTMOS-based fully differential telescopic OTA. In: Proceedings of IEEE Asia Pacific Conference on Circuits and Systems, pp. 49–52 (2014)
14.
go back to reference Chouhan, S.S., Halonen, K.: The DTMOS based UHF RF to DC conversion. In: IEEE 20th International Conference on Electronics, Circuits, and Systems, pp. 629–632 (2013) Chouhan, S.S., Halonen, K.: The DTMOS based UHF RF to DC conversion. In: IEEE 20th International Conference on Electronics, Circuits, and Systems, pp. 629–632 (2013)
15.
go back to reference Chouhan, S.S., Halonen, K.: The design and implementation of DTMOS biased all PMOS rectifier for RF energy harvesting. In: IEEE 12th International Conference on New Circuits and Systems, pp. 444–447 (2014) Chouhan, S.S., Halonen, K.: The design and implementation of DTMOS biased all PMOS rectifier for RF energy harvesting. In: IEEE 12th International Conference on New Circuits and Systems, pp. 444–447 (2014)
16.
go back to reference Freitas, O.A., Current, K.W.: CMOS current comparator circuit. Electron. Lett. 19, 695–697 (1993)CrossRef Freitas, O.A., Current, K.W.: CMOS current comparator circuit. Electron. Lett. 19, 695–697 (1993)CrossRef
17.
go back to reference Traff, H.: Novel approach to high speed CMOS current comparators. Electron. Lett. 28, 310–312 (1992)CrossRef Traff, H.: Novel approach to high speed CMOS current comparators. Electron. Lett. 28, 310–312 (1992)CrossRef
18.
go back to reference Tang, A.T.K., Toumazou, C.: High performance CMOS current comparator. Electron. Lett. 30, 5–6 (1994)CrossRef Tang, A.T.K., Toumazou, C.: High performance CMOS current comparator. Electron. Lett. 30, 5–6 (1994)CrossRef
19.
go back to reference Min, B.M., Kim, S.W.: High performance CMOS current comparator using resistive feedback network. Electron. Lett. 34, 2074–2076 (1998)CrossRef Min, B.M., Kim, S.W.: High performance CMOS current comparator using resistive feedback network. Electron. Lett. 34, 2074–2076 (1998)CrossRef
20.
go back to reference Chen, L., Shi, B., Lu, C.: Circuit design of a high speed and low power CMOS continuous-time current comparator. Analog Integr. Circ. Sig. Process 28, 293–297 (2001)CrossRef Chen, L., Shi, B., Lu, C.: Circuit design of a high speed and low power CMOS continuous-time current comparator. Analog Integr. Circ. Sig. Process 28, 293–297 (2001)CrossRef
21.
go back to reference Kasemsuwan, V., Khucharoensin, S.: High speed low input impedance CMOS current comparator. IEEE Trans. Fundam. E88-A(6), 1549–1553 (2005)CrossRef Kasemsuwan, V., Khucharoensin, S.: High speed low input impedance CMOS current comparator. IEEE Trans. Fundam. E88-A(6), 1549–1553 (2005)CrossRef
22.
go back to reference Chavoshiani, R., Hashempour, O.: Differential current conveyor based current comparator. Int. J. Electron. Commun. (AEÜ) 65, 949–953 (2011)CrossRef Chavoshiani, R., Hashempour, O.: Differential current conveyor based current comparator. Int. J. Electron. Commun. (AEÜ) 65, 949–953 (2011)CrossRef
23.
go back to reference Chavoshiani, R., Hashempour, O.: A high-speed current conveyor based current comparator. Microelectron. J. 42, 28–32 (2011)CrossRef Chavoshiani, R., Hashempour, O.: A high-speed current conveyor based current comparator. Microelectron. J. 42, 28–32 (2011)CrossRef
24.
go back to reference Tang, X., Pun, K.P.: High performance CMOS current comparator. Electron. Lett. 45(20), 1007–1009 (2009)CrossRef Tang, X., Pun, K.P.: High performance CMOS current comparator. Electron. Lett. 45(20), 1007–1009 (2009)CrossRef
25.
go back to reference Dominguez-Castro, R., Rodriguez-Vazquez, A., Medeiro, F., Huertas, J.L.: High resolution CMOS current comparators. In: Eighteenth European Solid State Circuits Conference, Denmark, pp. 242–245 (1992) Dominguez-Castro, R., Rodriguez-Vazquez, A., Medeiro, F., Huertas, J.L.: High resolution CMOS current comparators. In: Eighteenth European Solid State Circuits Conference, Denmark, pp. 242–245 (1992)
26.
go back to reference Ravezzi, L., Stoppa, D., Dallabetta, G.F.: Simple high-speed CMOS current comparator. Electron. Lett. 33, 1829–1830 (1997)CrossRef Ravezzi, L., Stoppa, D., Dallabetta, G.F.: Simple high-speed CMOS current comparator. Electron. Lett. 33, 1829–1830 (1997)CrossRef
27.
go back to reference Banks, D., Toumazou, C.: Low-power high-speed current comparator design. Electron. Lett. 44, 171–172 (2008)CrossRef Banks, D., Toumazou, C.: Low-power high-speed current comparator design. Electron. Lett. 44, 171–172 (2008)CrossRef
28.
go back to reference Fernandez, R., Cembrano, G., Castro, R., Vazquez, A.: A mismatch-insensitive high-accuracy high-speed continuous - time current comparator in low voltage CMOS. In: IEEE Proceedings of the Analog and Mixed Signal IC Design, pp. 303–306 (1997) Fernandez, R., Cembrano, G., Castro, R., Vazquez, A.: A mismatch-insensitive high-accuracy high-speed continuous - time current comparator in low voltage CMOS. In: IEEE Proceedings of the Analog and Mixed Signal IC Design, pp. 303–306 (1997)
29.
go back to reference Shieh, M.S., Chen, P.S., Tsai, M.J., Lei, T.F.: A novel dynamic threshold voltage MOSFET (DTMOS) using heterostructure channel of Si1 yCy interlayer. IEEE Electron Device Lett. 26, 740–742 (2005)CrossRef Shieh, M.S., Chen, P.S., Tsai, M.J., Lei, T.F.: A novel dynamic threshold voltage MOSFET (DTMOS) using heterostructure channel of Si1 yCy interlayer. IEEE Electron Device Lett. 26, 740–742 (2005)CrossRef
30.
go back to reference Kang, S.M., Leblebici, Y.: CMOS Digital Integrated Circuits: Analysis and Design. TMH, (2008) Kang, S.M., Leblebici, Y.: CMOS Digital Integrated Circuits: Analysis and Design. TMH, (2008)
31.
go back to reference Assaderaghi, F.: DTMOS: its derivatives and variations, and their potential applications. In: The 12th International Conference on Microelectronics, pp. 9–10 (2002) Assaderaghi, F.: DTMOS: its derivatives and variations, and their potential applications. In: The 12th International Conference on Microelectronics, pp. 9–10 (2002)
32.
go back to reference Tsividis, Y.P.: Operation and Modeling of the MOS Transistor. Mc-Graw Hill, New York (1987) Tsividis, Y.P.: Operation and Modeling of the MOS Transistor. Mc-Graw Hill, New York (1987)
33.
go back to reference Sedra, A., Smith, K.: Microelectronics Circuits. Oxford University Press, Oxford (1998) Sedra, A., Smith, K.: Microelectronics Circuits. Oxford University Press, Oxford (1998)
34.
go back to reference Gupta, M., Aggarwal, P., Singh, P., Jindal, N.K.: Low voltage current mirrors with enhanced bandwidth. Analog Integr. Circuits Sig. Process. 59, 97–103 (2009)CrossRef Gupta, M., Aggarwal, P., Singh, P., Jindal, N.K.: Low voltage current mirrors with enhanced bandwidth. Analog Integr. Circuits Sig. Process. 59, 97–103 (2009)CrossRef
35.
go back to reference Sridhar, R., Pandey, N., Bhatia, V., Bhattacharyya, A.: High speed high resolution current comparator and its application to analog to digital converter. Springer J. Inst. Eng. India, Ser. B, 2250–2106 (2015). doi:10.1007/s40031-015-0189-1 Sridhar, R., Pandey, N., Bhatia, V., Bhattacharyya, A.: High speed high resolution current comparator and its application to analog to digital converter. Springer J. Inst. Eng. India, Ser. B, 2250–2106 (2015). doi:10.​1007/​s40031-015-0189-1
36.
go back to reference Sridhar, R., Pandey, N., Bhatia, V., Bhattacharyya, A.: On improving the performance of Traff’s comparator. In: IEEE 5th India International Conference on Power Electronics, pp. 1–4 (2012) Sridhar, R., Pandey, N., Bhatia, V., Bhattacharyya, A.: On improving the performance of Traff’s comparator. In: IEEE 5th India International Conference on Power Electronics, pp. 1–4 (2012)
37.
go back to reference Uygur, A., Kuntman, H.: An ultra low-voltage, ultra low- power DTMOS-based CCII design for speech processing filters. In: The 8th International Conference on Electrical and Electronics Engineering, pp. 31–35 (2013) Uygur, A., Kuntman, H.: An ultra low-voltage, ultra low- power DTMOS-based CCII design for speech processing filters. In: The 8th International Conference on Electrical and Electronics Engineering, pp. 31–35 (2013)
Metadata
Title
A Novel Ultra Low Power Current Comparator
Authors
Veepsa Bhatia
Neeta Pandey
Copyright Year
2017
Publisher
Springer Singapore
DOI
https://doi.org/10.1007/978-981-10-5427-3_45

Premium Partner