Advertisement
Published in:
2010 | OriginalPaper | Chapter
Chip-Size Evaluation of a Multithreaded Processor Enhanced with a PID Controller
Authors : Michael Bauer, Mathias Pacher, Uwe Brinkschulte
Published in: Software Technologies for Embedded and Ubiquitous Systems
Publisher: Springer Berlin Heidelberg
Activate our intelligent search to find suitable subject content or patents.
Select sections of text to find matching patents with Artificial Intelligence. powered by
Select sections of text to find additional relevant content using AI-assisted search. powered by
In this paper the additional chip size of a Proportional/Integral/Diff-erential (PID) controller in a multithreaded processor is evaluated. The task of the PID unit is to stabilize a thread’s throughput, the instruction per cycle rate (IPC rate). The stabilization of the IPC rate allocated to the main thread increases the efficiency of the processor and also the execution time remaining for other threads. The overhead introduced by the PID controller implementation in the VHDL model of an embedded Java real-time-system is examined.