2013 | OriginalPaper | Chapter
Design an Optimized CPU Architecture for Pacemaker Applications
Authors : Le Trung Khoa, Hoang Trang
Published in: 4th International Conference on Biomedical Engineering in Vietnam
Publisher: Springer Berlin Heidelberg
Activate our intelligent search to find suitable subject content or patents.
Select sections of text to find matching patents with Artificial Intelligence. powered by
Select sections of text to find additional relevant content using AI-assisted search. powered by
The design technique of using gray code addressing to reduce power dissipation in CPU of pacemaker is presented in this paper. The experimental results of reducing power up to 20% would be a promising result. This work is implemented by using Altera Quartus II 9.0, the device Cylone II EP2C20F484C7 is used.