Top

Published in:

2024 | OriginalPaper | Chapter

Design and Implementation of an Optimized High-Speed Vedic-Based Squarer Circuit Using Reversible Logic Gates

Authors : Saurabh Halder, Mihir Lal Saha, Malvika, Jagritee Talukdar, Kavicharan Mummaneni

Published in: Micro and Nanoelectronics Devices, Circuits and Systems

Publisher: Springer Nature Singapore

Activate our intelligent search to find suitable subject content or patents.

search-config

AI-assisted search

Off

Abstract

The primary purpose of this research is to investigate and evaluate the effectiveness of a 4 × 4 squarer circuit based on Vedic mathematics and reversible logic gates. A high-speed squarer circuit has been developed using Fredkin, Peres, BME, and HNG gates. The simulations are performed using the iSim simulator in Xilinx ISE 14.7. In addition, using several FPGA models, the delay, a fundamental aspect of a digital circuit, is also explored. The individual blocks of the existing circuits are implemented using different types of available reversible logic gates. Lastly, a comparison of the proposed circuit's different attributes with those of the existing designs such as gate count, the proportion of ancilla inputs, and garbage outputs and quantum cost are calculated and presented in a tabular form. Along with this, a brief comparison of FPGA hardware utilized and power consumed is also given. Finally, it is noted that as the quantum cost is greatly decreased by around 75%, also the delay is improved compared to the existing designs by 2.7%, and hence the proposed circuit becomes a viable candidate for high-speed applications.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

über 102.000 Bücher
über 537 Zeitschriften

aus folgenden Fachgebieten:

Automobil + Motoren
Bauwesen + Immobilien
Business IT + Informatik
Elektrotechnik + Elektronik
Energie + Nachhaltigkeit
Finance + Banking
Management + Führung
Marketing + Vertrieb
Maschinenbau + Werkstoffe
Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

inform now

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

über 67.000 Bücher
über 390 Zeitschriften

aus folgenden Fachgebieten:

Automobil + Motoren
Bauwesen + Immobilien
Business IT + Informatik
Elektrotechnik + Elektronik
Energie + Nachhaltigkeit
Maschinenbau + Werkstoffe

Jetzt Wissensvorsprung sichern!

inform now

previous chapter FPGA-Based Implementation of Convolutional Neural Networks Architecture for Detection of Dysphonia

next chapter Low-Power LNA in Analog Front End for Biomedical Applications

P. Gowthami, R.V.S. Satyanarayana, Design of an efficient multiplier using Vedic mathematics and reversible logic, in IEEE International Conference on Computational Intelligence and Computing Research (ICCIC) (2016), pp. 1–4. https://doi.org/10.1109/ICCIC.2016.7919603

Anamika, R. Bhardwaj. Reversible logic gates and its performances, in 2nd International Conference on Inventive Systems and Control (ICISC) (2018), pp. 226–231. https://doi.org/10.1109/ICISC.2018.8399068

C.H. Bennett, Logical reversibility of computation. IBM J. Res. Dev. 17(6), 525–532 (1973). https://doi.org/10.1147/rd.176.0525MathSciNetCrossRefMATH

H. Thapliyal, N. Ranganathan, Design of efficient reversible binary subtractors based on a new reversible gate, in IEEE Computer Society Annual Symposium on VLSI (2009), pp. 229–234. https://doi.org/10.1109/ISVLSI.2009.49

B. Raghu Kanth, B. Murali Krishna, M. Sridhar, V.G. Santhi Swaroop. A distinguish be- tween reversible and conventional logic GATES. Int. J. Eng. Res. Appl. (IJERA) 2(2), 148–151 (2012)

J. Smoline, D.P. Vincenzo, Five two-qubit gates are sufficient to implement the quantum fredkin gate. Phys. Rev. A. 53(4), 2855–2856 (1996). https://doi.org/10.1103/PhysRevA.53.2855

H. Thapliyal, N. Ranganathan, A new reversible design of BCD adder. Des. Automat. & Test in Europe, 1–4 (2011). https://doi.org/10.1109/DATE.2011.5763308

T.R. Rakshith, R. Saligram, Design of high-speed low power multiplier using reversible logic: a Vedic mathematical approach, in International Conference on Circuits, Power and Computing Technologies (ICCPCT), (2013), pp. 775–781. https://doi.org/10.1109/ICCPCT.2013.6528848

A. Jain, S. Bansal, S. Akhter, S. Khan, Vedic-based squaring circuit using parallel prefix adders, in 7th International Conference on Signal Processing and Integrated Networks (SPIN) (2020), pp. 970–974. https://doi.org/10.1109/SPIN48934.2020.9070866

10.

B. Koyada, N. Meghana, Md. Jaleel, P. Raj. A comparative study on adders, in International Conference on Wireless Communications, Signal Processing and Networking (WiSPNET) (2017), pp. 2226–2230. https://doi.org/10.1109/WiSPNET.2017.8300155

11.

S. Akhter, S. Chaturvedi, S. Khan. A distinctive approach for vedic- based squaring circuit 27–30. https://doi.org/10.1109/SPIN48934.2020.9071158

12.

B. Ravali, M. Micheal Priyanka, T. Ravi. Optimized reversible logic design for Vedic multiplier, in International Conference on Control, Instrumentation, Communication and Computational Technologies (ICCICCT), pp. 127–133 (2015) https://doi.org/10.1109/ICCICCT.2015.747-5262.

13.

H. Thapliyal, M.B. Srinivas, H.R. Arabnia, A Reversible version of 4x4 bit array multiplier with minimum gates and garbage outputs, in International Conference Embedded System, Applications (ESA'05), Las Vegas, USA (2005), pp. 106–114.

14.

M. Shams, M. Haghparast, K. Navi. Novel reversible multiplier circuit in nanotechnology. World Appl. Sci. J. 3, 806–810 (2008)

15.

A. Eshack, S. Krishnakumar, Speed and power efficient reversible logic based vedic multiplier, in 2019 International Conference on Recent Advances in Energy-efficient Computing and Communication (ICRAECC) (2019), pp. 1–5.https://doi.org/10.1109/ICRAECC43874.2019.8995165

16.

G.S. Lakshmi, D. Fatima, B.K. Madhavi, Compressor based 8×8 BIT vedic multiplier using reversible logic, in 2016 3rd International Conference on Devices, Circuits and Systems (ICDCS) (2016), pp. 174–178. https://doi.org/10.1109/ICDCSyst.2016.7570588

17.

A. Kant, S. Sharma, Applications of vedic multiplier designs—a review, in 2015 4th International Conference on Reliability, Infocom Technologies and Optimization (ICRITO) (Trends and Future Directions) (2015), pp. 1–6. https://doi.org/10.1109/ICRITO.2015.7359309

Title: Design and Implementation of an Optimized High-Speed Vedic-Based Squarer Circuit Using Reversible Logic Gates
Authors: Saurabh Halder
Mihir Lal Saha
Malvika
Jagritee Talukdar
Kavicharan Mummaneni
Publisher: Springer Nature Singapore
Book: Micro and Nanoelectronics Devices, Circuits and Systems
Print ISBN: 978-981-9944-94-1

Electronic ISBN: 978-981-9944-95-8

Copyright Year: 2024
DOI: https://doi.org/10.1007/978-981-99-4495-8_24